SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " retain " 100 found 🔀 AI-powered Shuffle
Sign in to save shuffle history.
Munich Re expands CEO Blunck’s leadership role
Germany-based Munich Reinsurance Company has appointed Thomas Blunck to lead its property and casualty reinsurance business in Europe and Latin America, effective Nov. 1, while retaining his role as…
UNC, Michigan followed the college sports investigations’ playbook: No paper trail
More and more, if a university needs an external investigation, it will retain a law firm that delivers the findings verbally.
Bethesda President Says Obsidian Will Retain ‘Creative Identity’ Despite Becoming Part Of Bethesda
"The Obsidian leadership team will continue to lead Obsidian"
Jazz Chisholm Jr. Gets Another Bad Update On Yankees Return
The New York Yankees must decide if they have any desire to bring back Jazz Chisholm Jr back next season. Chisholm’s contract expires after his worst hitting season in the MLB lost any faith the Yankees fan base had in him. Multiple reports have confirmed that the Yankees will prioritize retaining and going after other […] The post Jazz Chisholm Jr. Gets Another Bad Update On Yankees Return appeared first on HEAVY.
Elevance Health (ELV): Conviction Pays Off as Underwriting Disciplines Stabilize Margins
Cambiar Opportunity Fund, managed by Cambiar Investors, published its Q2 2026 investor letter. The letter can be downloaded here. U.S. equity markets experienced a significant rebound in Q2, with the S&P 500 rising 15.2% and the Russell 2000 up 21.5%. Growth stocks outperformed value, although value retained a year-to-date lead. The market’s rise was fueled […]
Dodgers Face Difficult Decision With Vesia
Alex Vesia has been a dependable high-leverage reliever for the Los Angeles Dodgers, but his sustained success could make him more difficult to retain as he enters free agency.
Some furloughed Star Wars Zero Company developers are returning to work, studio says
Bit Reactor, the Maryland based company, behind this summer’s well-received tactical combat game Star Wars Zero Company says that “more” of its team is returning to work after being furloughed ahead of the game’s release. This is the studio’s first statement on the matter since Game File’s August report that “most” of the development team had been furloughed—technically kept as employees, but without pay or benefits—a few weeks prior to launch. Some of those furloughs ended this week. “This week, we started the process of returning more of our team back to work at Bit Reactor, an important step forward in our continued support for Zero Company, “ Bit Reactor CEO Greg Foertsch said in a statement. He continued: “Having to ask team members to step away after we navigated unexpected business developments outside of our control and so close to launch was an incredibly difficult decision, but one that was necessary to help us eventually bring as many people back as possible. “This team means a tremendous amount to me, and I am incredibly proud of what we have accomplished together. Thank you to our fans for the incredible response to the game and for supporting us along this journey. We look forward to sharing more updates regarding Bit Reactor and Zero Company soon.” Game File reported in August that Bit Reactor had retained a small team to work on updates for Zero Company. One person familiar with the situation told Game File that the returns announced today bring the studio’s pay-rolled headcount to more than half of what it had been ahead of the furloughs. That means a considerable number of people have been brought back, but that a fair number also remain without pay. While companies in the U.S. are often legally required to publicly disclose how many people they’ve laid off, furloughs can often be kept private, for a time. The United States Department of Labor requires companies to publicly report mass furloughs if they meet specific criteria, including any expectation that they will last more than six months. For those game makers who remain furloughed by Bit Reactor, it’s now been about two months. For more about Bit Reactor, the furloughs, the studio’s back-story and the ongoing lawsuit that brought this to light, read my August report. [ ‘Most’ of Star Wars Zero Company studio Bit Reactor was furloughed ahead of launch ](https://www.gamefile.news/p/star-wars-zero-company-bit-reactor-furloughs-lawsuit) Stephen Totilo · Sep 1 Last week was meant to be a moment of triumph for Bit Reactor, the Maryland-based game studio founded in 2021 with ambitions to create a great new tactical combat game. [ Read full story ](https://www.gamefile.news/p/star-wars-zero-company-bit-reactor-furloughs-lawsuit)
ADA opposes proposed removal of Head Start oral health standards
The ADA is urging the federal government to retain Head Start requirements related to oral health.
Florida business owners say minimum wage increase could help retain Alabama workers
Neal, longtime incumbent, beats Whalen, an educator, political newcomer
U.S. Rep. Richard Neal has retained his seat as the congressman for the 1st Hampden District. He beat out school teacher Jeromie Whalen.
Maria Bartiromo Denies Fox Firing, Retains Bryan Freedman As Attorney
"The irresponsible reports that have been published stating that Maria Bartiromo was fired or is no longer an employee of Fox are absolutely and unequivocally false," Freedman said.
FISU Promotes YouRef at the Beach Sports Championship
FISU organised two practical promotional sessions with all the officials present at the 2026 FISU World University Championship Beach Sports in Figueira da Foz, dedicated to the YouRef Erasmus+ Sport project Held during the six-day championship, the sessions provided an opportunity to introduce participants to the YouRef programme – “Inspiring and Retaining Young Sports Officials […]
Your dislike of eating bugs may be 9,000 years old
Ancient teeth and human DNA are revealing a surprising history of insect eating. Modern humans in northern Eurasia appear to have eaten insects only occasionally, while Neanderthals may have consumed them much more regularly. Populations near the tropics also retained genes that make insect exoskeletons easier to digest.
One Las Vegas hotel ranked No. 1 among 161 casino hotels in AAA’s first list.
THE VILLAS retained Five Diamond status for a second year, and The Vanderpump Hotel earned Four Diamond status in its first three months of operation.
Sheba sells ARC innovation arm to Redesign Health in deal valued at tens of millions of dollars
The deal transfers management of ARC’s global network and the rights to establish new hospital innovation centers to the U.S. healthcare venture builder, while Sheba retains its stakes in portfolio companies.
Unease over O'Neill but not facing sack?
Comfortable defeats by Rangers and Ferencvaros have left a growing sense of unease behind the scenes at Celtic over the future of manager Martin O'Neill. Martin O'Neill says "Celtic will be looking, soon enough, for someone to replace me" but insists he retains the hunger to succeed this season.
Elanco Animal Health Appoints Jamie Preston as Chief People Officer
Elanco Animal Health Incorporated (NYSE: ELAN) today announced the appointment of Jamie Preston as Executive Vice President and Chief People Officer, effective November 3rd. Preston's appointment follows an extensive and competitive search as part of the company's commitment to attract, develop and retain an engaged global workforce while embedding inclusion, well-being and purpose into daily operations. Preston succeeds Dave Kinard, who intends to retire at the end of the year. Kinard will work
MLS is shopping an eight-figure presenting sponsorship ahead of 'MLS 3.0'
Sportico reports MLS retained Altius8 to explore a presenting sponsorship worth eight figures, timed to next summer's new calendar, playoffs and commissioner.
A Major Labor Boom in CNY? Not Here Yet
With so many major projects going on — Micron, I-81 viaduct and others — job growth is predicted to increase. But so far the number of jobs in the region has declined By Aaron Gifford [caption id=attachment_11065 align=alignright width=350] Amy Stage, deputy director at the Manufacturers Association of Central New York (MACNY): “For us, the conversation isn’t just about filling jobs. It’s about creating sustainable pathways that help people see a future for themselves in manufacturing.”[/caption] The I-81 viaduct project in Syracuse and Micron facility construction in Clay are expected to create a major labor boom for Central New York. But for the time being, the number of jobs here has actually decreased in the past year. The New York State Department of Labor reported that, for the annual comparison of June 2025 to this past June, private sector jobs decreased by 2,200 or less than 1% to 260,000. Job gains were concentrated in leisure and hospitality (+700), private education and health services (+400) and other services (+300). Job losses for that annual period were reported in the areas of trade, transportation and utilities (-1,500); professional and business services (-1,000); financial activities (-500); mining, logging and construction (-300); manufacturing (-200); and information (-100). The public sector job count rose over 12 months, with most growth concentrated in education, the state Department of Labor reported. Looking ahead, the Central New York economy is expected to benefit from both the Micron and I-81 viaduct projects over a period of several years. Initial job growth is foreseen in construction and computer and electronic manufacturing. Spin-off jobs will be created in the areas of professional and business services, health care and education, the state Department of Labor said in an email response to Oswego County Business magazine. “Population growth tied to the buildout of Micron Technology semiconductor complex in Clay is also expected to bring more workers and residents to the region, increasing demand for transportation services,” the agency said. New York Department of Labor highlighted current or projected job growth trends in various sectors. An increase in defense-related contracts at local high-tech employers has continued to support employment growth in the computer and electronic product manufacturing sector and Micron is expected to generate thousands of direct and indirect jobs as the project progresses. This sector paid an annual average wage of $117,500 in 2025 and employment in the sector is projected to grow by over 60% through 2032, making it the fastest-growing industry in the region. Typical occupations in this industry include electrical, electronic and electromechanical assemblers, software developers and industrial engineers, the state agency reported. Specialty trade contractors include several different types of tradespeople — electricians, plumbers, pipefitters and steamfitters and HVAC (heating, ventilation and air conditioning) mechanics and installers. Many of these positions are trained through apprenticeships, the state Department of Labor reported. The Interstate 81 construction project is generating local jobs, including construction laborers, projected to grow at a 6.4% rate, and operating engineers and other construction equipment operators, projected to grow at a 7.3% rate over the next several years. Construction of the Micron Technology facility is also “creating thousands of job opportunities that will continue over the next two decades,” the state agency reported. The specialty trade contractors sector paid an annual average wage of $86,200 in 2025. For Central New York, the challenge isn’t creating jobs, it’s filling them. Amy Stage, a deputy director at the Manufacturers Association of Central New York (MACNY), said meeting this unprecedented growth is a much larger task than just replacing retirees. “We’re seeing workforce gaps at every experience level,” she said. “Companies need entry-level employees, experienced technicians, supervisors, engineers and skilled trades professionals. The opportunity is tremendous, but we need more people entering these career pathways.” Employers are looking for people who can troubleshoot, read technical information, use computers and learn new processes, not just perform repetitive production work, Stage said. To address this demand, the MACNY created the Manufacturers Talent Institute, which aims to connect students and job seekers with meaningful career pathways while helping employers build their workforce. Twenty-one companies have so far signed up to provide opportunities for more than 800 students. “For us, the conversation isn’t just about filling jobs,” Stage said. “It’s about creating sustainable pathways that help people see a future for themselves in manufacturing.” Several manufacturing facilities in the region are in the midst of expansion: • TTM Technologies, a leading U.S. manufacturer of advanced electronics and interconnect solutions for aerospace, defense and high-technology markets, which has a plant in DeWitt, completed its buildout of an additional facility, adding 400 jobs and expanding production of high-tech circuit boards for defense and critical electronics applications. • In Cortlandville, the Byrne Hollow Crossing Plant, a dairy manufacturing and processing facility, is increasing its operations, creating 100 new jobs. • The Chobani yogurt company is building a 1.4-million square foot dairy processing facility in Oneida County. This will create more than 1,000 good-paying jobs and double Chobani’s New York state workforce, Stage said. Stage noted several ways that local, state and federal governments can help spur manufacturing job growth in this region. Elected leaders and public agencies could work with industry representatives to create pre-apprenticeship and registered apprenticeship programs seeking to upskill workers and improve employee retention. New York state has a variety of grants, tax incentives and financing programs to support site preparation, infrastructure, workforce development and capital investment. The U.S. Department of Labor has a pay-for-performance incentive program that provides employers $3,500 per new apprentice hired and retained for 90 days. MACNY was previously awarded an $87,000 federal grant that will cover 25 apprentices at nine companies. The manufacturing skills gap in the United States, at its current rate, could result in 2.1 million unfilled jobs by 2030, according to a study by Deloitte and The Manufacturing Institute. In New York state, that gap is on pace to exceed 100,000 unfilled positions within six years. Manufacturing companies will be counting on more women to help fill that gap. While women make up half of the overall U.S. workforce, they only account for 29% of the manufacturing workforce in this country, Stage said. “Pre-apprenticeship programs like Real Life Rosies help to bring awareness to the manufacturing industry to fill some of the gaps, but we have a long way to go and it starts with educating people at younger ages about careers in manufacturing and earn-and-learn opportunities,” she said. As for Micron, that $100 billion-plus project, considered the largest private investment in New York state history, is expected to eventually create up to 50,000 jobs throughout the region, factoring in the spin-off opportunities for construction and supply chains. The plant’s foundation was poured on July 9. “As America celebrates its 250th anniversary, data and memory are foundational to the modern economy — and Micron is increasing our U.S. investments to more than $250 billion through 2035 to meet that moment,” the company’s president and CEO, Sanjay Mehrotra, said in a news release. Bechtel, Micon’s construction partner in the project, reported that 4,500 people will be employed to help build the facility, including skilled craft professionals, local union members representing various trades and apprentices. The Syracuse-based CenterState CEO organization tallies the regional labor force at 397,582 workers (Onondaga, Cayuga, Cortland, Madison and Oswego counties). Job growth isn’t limited to the Central New York region. For the larger area covering portions of the Mohawk Valley, the North Country, the Southern tier, and the western part of the state, there are 155,601 employees in the advanced manufacturing sector, and 155,275 construction workers. The agency’s 2026 Economic Forecast report noted that 41% of community and business leaders surveyed said a shortage of skilled workers in this area remains a problem, though 77% shared a positive economic outlook for the year ahead. Beyond the semiconductor and advanced manufacturing areas, local business leaders also see growth in small manufacturing companies, storage businesses, housing, unmanned flight technology and general construction. “Productive reuse of property,” the report said, “will hopefully continue to preserve unique architecture while driving business.” The report identified several challenges for economic growth in the region, including an aging workforce, outdated equipment, the rising cost of raw materials and “the disconnect between the speed of business needs and the pace of talent readiness.”
Apple TV 4K 2022 vs. 2026 Buyer's Guide: All Differences Compared
Apple announced the fourth-generation Apple TV 4K earlier this week, introducing the A19 chip, built-in microphones for hands-free Siri, four-speaker HomePod surround sound, and an updated Siri Remote. It replaces the third-generation model introduced in 2022, bringing a number of internal changes while retaining the same basic design and most of the same entertainment features. The new model costs $299 and comes with 128GB of storage.
Arsenal deliver statement fightback to end Chelsea's flying start
Arsenal delivered an emphatic response to Chelsea's emergence as potential Premier League title contenders with a 2-1 win that ended their rivals' unbeaten start on Sunday.But the champions showed why they are firm favourites to retain the title with a blistering response to that early setback.
Frugal Fannie’s Westwood Store Retains SB360 Capital Partners to Run Going-Out-of-Business Sale
Frugal Fannie’s Fashion Warehouse, a discount fashion retailers, is closing its doors after 43 years. Owners Kathleen Doxer and Orrin Doxer decided to end
Virginia Tech banking on health, continuity to make NCAA Tournament push
“To retain your core and guys that have done it and good players ... it’s a big, big deal,” Mike Young said.
Why Control Resonant Had to Take Our New Hero Outside
Some players wish Remedy's new action sequel had retained its predecessor's famous setting, but that would have been the wrong choice for this story
WVU, state, healthcare partners get $2.4M to recruit, retain, expand medical profession statewide
Building on the foundational success of West Virginia’s premier talent attraction and retention programs, West Virginia University will use $2.4 million to help recruit and retain state-licensed healthcare professionals by standing up three new programs: Ascend WV Healthcare, First Ascent Healthcare, and a new pilot program that extends beyond the current 23-county Ascend WV and First Ascent network.
Lava-Covered Planets Are Defying a Key Rule of Planetary Science
Researchers developed a model showing how lava-covered planets close to their stars can hold onto their atmospheres, which could help guide the search for life beyond our solar system. Some planets orbit so close to their stars that intense radiation should strip away their atmospheres. Yet several of these scorching, lava-covered worlds still retain thick
CVS Health hires Dentsu Creative, retains Omnicom for media
Dentsu Creative will support the pharmacy and insurance giant’s creative efforts, while Omnicom retains media duties.
Trump rally attendees react to war and the economy ahead of the midterms
CNN’s Alayna Treene speaks with Trump supporters about their views on issues like the Iran war, gas prices and the economy, as the US president campaigns in Vandalia, Ohio in a bid to help Republicans retain control of Congress in next month’s midterm elections.
AAPS names Patrick Sinko chief science officer
The American Association of Pharmaceutical Scientists (AAPS) has named Patrick J. Sinko, Ph.D., R.Ph., as chief science officer. Sinko will set the organization’s scientific strategy, guide scientific programming across in-person and digital platforms, and guide the direction of AAPS’s portfolio of peer-reviewed journals. Sinko, a pharmacist and pharmaceutical scientist, retains his academic appointment at Rutgers,…
Why Fun Is Serious Business: Boston’s Push To Build a More Vibrant, Competitive City
Boston public policy leaders and business advocates argued that a dynamic, cultural nighttime economy will help the city attract and retain talent while supporting local businesses.
Infographic: Top Business Challenges in Canadian Promo
Concerns remained the same in 2025 and 2026, according to new data from ASI Research, and worries about recruiting and retaining well-qualified workers ticked back up this year.
Antarctica developed a continental-scale ice sheet 34 million years ago while Earth was about 5°C warmer than today — helped by slow-moving mantle waves that had spent more than 100 million years lifting its interior high enough for permanent ice to survive.
A 2026 modelling study links East Antarctica’s high plateau to mantle processes begun during Jurassic breakup, while retaining falling carbon dioxide as the main trigger for glaciation.
WA officials rush to help thousands keep health plans as Medicaid cuts loom
Washington state leaders are trying to help about 200,000 people retain their health insurance as federal changes to Medicaid are rolled out in the coming months.
Puget Sound Leaders Launch New Economic Partnership
Led by nonprofit Challenge Seattle, the partnership aims to strengthen the region’s ability to retain employers, attract investment, and create jobs.
HomePod Mini vs. HomePod Mini 2 Buyer's Guide: All Differences Compared
Apple yesterday announced the HomePod mini 2, introducing the compact smart speaker's first major hardware update in six years. The new model retains the original's spherical design, but adds an S10 chip, faster wireless connectivity, Sound Glow lighting, new Mac and home theater capabilities, and support for Siri AI in a future software update. The HomePod mini 2 costs $149 in the United States, $20 more than its predecessor's last Apple price of $129.
Business: Steady Brand, Custom Channels Join Forces Under Common Ownership
The sister companies will retain separate routes to market while combining digital signage, business music, hardware and AV services. Steady Brand and Custom Channels are now operating as sister companies under the same ownership group, bringing together their business music, digital signage and AV offerings while maintaining separate routes to market. Steady Brand will continue
Apple Might Skip the iPhone 18 This Year. Is the iPhone 17 Still Worth It?
Ahead of Apple's Sept. 9 launch event, I retested the iPhone 17 to see if it can retain the “best iPhone for most people” title for another six months.
How Luke Fickell, Wisconsin football retain recruits who could flip
After Kingston Allen's Ohio State offer, here's how Luke Fickell and Wisconsin try retaining verbal commits who have opportunities elsewhere.
Nintendo Switch 2 revised model retains old LCD panel, teardown confirms no Sharp upgrade
Nintendo's revised Switch 2 has been disassembled, revealing the same NVIDIA chip, 12GB RAM and original LCD panel. The rumored Sharp screen is absent from the tested unit.
Fort Smith-based RVR to retain medical marijuana cultivation license
The more than six-year legal roller coaster ride that jeopardized the operations of River Valley Relief (RVR), a Fort Smith-based marijuana cultivation business, has come to an end with a...
Apple Watch Ultra 2 vs. Ultra 4 Buyer's Guide: Should You Upgrade?
The Apple Watch Ultra 4 arrives three years after the Ultra 2. Across those two generations, Apple added satellite connectivity, a larger display, new health sensors, and longer battery life. Are those changes enough to justify replacing an Ultra 2 or paying more for the newest model? Both watches retain a 49mm titanium case, an Action button, a siren, a 3,000-nit display, dual-frequency GPS, and support for recreational diving to 40 meters. The Apple Watch Ultra 4 starts at $799 in the U.S.
China home car sales downturn continues, exports retain momentum
BEIJING, Oct 12 (Reuters) - China's domestic car sales extended their decline for a 12th successive month, while exports remained a key growth driver as automakers looked overseas to cushion
7 Sports Cars That Are More Practical Than The Mazda MX-5 Miata
The Mazda MX-5 Miata, for all its capability isn't always the most practical choice for interior space. However, these seven options retain the sports car feel.
Webb finds a surprising atmosphere on a scorching lava world
The James Webb Space Telescope has found strong evidence that the rocky lava world HD 3167 b has an atmosphere, despite circling its star every 24 hours under extreme heat. The surprising discovery could help scientists understand how rocky planets retain atmospheres and what the young, molten Earth may once have looked like.
Officials Work to Improve Boardman River Health
The Traverse City Downtown Development Authority (DDA) and City of TC are working on multiple fronts to improve the Lower Boardman River – including habitat and shoreline improvements, repairs to a deteriorating retaining wall, and public placemaking projects. However, one of the main challenges to the urban river’s health – its proximity to so many …
Aaron Boone to return as Yankees manager in 2027
The New York Yankees have confirmed that Aaron Boone will retain his position as manager for the 2027 season.
Political Prisoner Kamal Jafari Yazdi Calls for Immediate Peaceful Transfer of Power in Iran
In an open statement addressing deepening economic collapse, escalating public outrage, and the regime’s desperate manoeuvres to retain ...
Dutch scientists discover tin-based solar breakthrough that keeps hot electrons 1,000 times longer than current panels, changing the future of solar power
Scientists at the University of Groningen in the Netherlands have discovered how tin-based perovskite materials allow hot electrons to retain their excess energy for around 1,000 times longer than expected, a finding that could shape the future of solar power. The researchers found that two physical effects, the hot phonon bottleneck and the Burstein–Moss effect, work together to slow electron cooling from picoseconds to nanoseconds.
Will Brewers Retain Jake Bauers?
Jake Bauers has made a case to get paid in free agency. Will the Milwaukee Brewers be the team to do it?
Husband-and-wife investors renovate Indian Village home with families in mind
April and James Mulroy aimed to create a high-end product that retained the home’s historical character and one that was particularly appealing to families.
O.A.K. Prime’s Chef Jerrett King scores a second Michelin Recommendation
O.A.K. Prime Kitchen and Bar has not only retained its Recommended distinction in the 2025 MICHELIN Guide American South, but the establishment has also received that designation for 2026
Napoli must separate McTominay contract negotiations from their midfield plan
Scott McTominay’s reported contract discussions have brought Napoli’s approach to retaining important players back into focus.The immediate temptation is to read every negotiating position as a pr...
What Trump Has Tried to Change About the 2026 Election – and What Courts Have Blocked
All eyes are on the midterms, where Republicans face long odds to retain control of the House and an increasingly uphill battle in the Senate. President Donald Trump is trying to change that. From executive orders tightening voter requirements to stationing federal agents at polling centers, Trump ...
Viewpoint: Unlocking Europe’s wildfire data
Europe is already investing in the science, technology and infrastructure needed to understand, prevent and fight wildfires. Copernicus provides satellite-based Earth observation and environmental information, while the European Forest Fire Information System provides information on fire danger and forest fires across Europe. Weather and climate systems add forecasts of heat, drought, wind and humidity; historical fire databases show where fires have occurred; and researchers generate increasingly detailed knowledge about fuels, fire behaviour, forecasting, modelling and risk management. Meanwhile, new European research projects are adding digital twins and other tools to this growing ecosystem.However, these data do not necessarily sit together, nor are they necessarily described, structured or governed in ways that allow them to be used together. Much of the information is public, but some is commercially held. Some is sensitive. Some is subject to legal, security or operational restrictions. Even when data can be legally accessed, different systems may use different formats, terminology and rules.Europe therefore faces an unusual paradox: we have vast amounts of relevant information to respond to the wildfire challenge, but not the means to bring it together. For example, a wildfire researcher or emergency service might need to ask whether a particular combination of vegetation, drought, wind and topography has historically been associated with rapid fire spread. The relevant information may exist in several institutions, using different systems and subject to different conditions of access.The challenge is to conduct an authorised analysis that interacts with these sources, combines the results and respects the rules imposed by each data custodian.An important part of the answer can be found in the Fair principles, the idea that data should be findable, accessible, interoperable and reusable. Developed more than a decade ago, these principles have become a central reference point for modern data stewardship, making it easier for people and machines to find data, understand what it means and determine whether it can be reused.Readability by machines is essential, since AI systems will be key to meeting the data challenge. Bring analysis to the dataThe proposition is not to give an AI system unrestricted access to sensitive databases. Quite the opposite. The goal is to make it possible for approved algorithms to go to the data, rather than requiring sensitive data or large datasets to be copied to wherever the analysis happens.Imagine an analysis asking a series of questions of different data stations. At one station it might examine weather and climate data; at another, historical fire records; at another, experimental measurements of fire behaviour. The algorithm does not need to download everything. It can operate within the environment permitted by each data custodian and return only the results that the rules allow to leave.This is sometimes described as data visiting, and related approaches already exist in areas such as federated analysis and federated learning.Sensitive data should therefore not be treated as a free-for-all for machines. This requires appropriate governance at multiple levels. Access needs to be authenticated and authorised. The purpose of an analysis should be defined. The code or model being run should be controlled. Data custodians should be able to specify what can be queried and what results can leave their environment. Activities should be auditable and human oversight should remain where the consequences require it.In other words, the objective is not to trust AI with the data. It is to design systems in which AI never has more access than it needs.As open as possible, as closed as necessaryFair data should also not be confused with open data. Some wildfire data should be openly available. Other information may legitimately need to remain restricted because it concerns critical infrastructure, security, commercial interests, privacy or operational capabilities. The principle should be: as open as possible, as closed as necessary.The important point is that restricted data should not automatically become unusable data. If machines can discover what information exists, understand its meaning, establish where it came from and determine the conditions under which it can be used, authorised analyses can potentially be carried out without the underlying data ever leaving the environment in which it is protected.Restricted data can still be Fair and machine-actionable.This is also an important question of data sovereignty. European institutions should not have to surrender control of their data to a handful of technology platforms in order to benefit from AI. Nor does Europe need to start again by building one giant repository for every piece of wildfire information. The better approach is to connect what already exists.This is the principle behind emerging approaches such as Tryangle, developed through the Leiden Initiative for Fair and Equitable Science. Rather than creating another centralised data warehouse, the approach seeks to provide an interoperable layer through which approved algorithms can visit distributed data sources while respecting the rules of their custodians.In this way, a data station can remain where it is. Its custodians can retain control. Existing databases and applications do not have to be abandoned. What changes is their ability to communicate with other systems through common, machine-readable descriptions, access rules and interoperability mechanisms.But approaches like this need data that meets the Fair principles. Only then can an interoperable ecosystem safely begin to turn fragmented information into collective intelligence.Data infrastructure is wildfire infrastructureThe implications of this approach are entirely practical. Firefighters could gain better intelligence about local and evolving risks. Land managers could test prevention strategies using more comprehensive information about fuels, weather and past fires. Researchers could compare evidence across ecosystems without repeatedly moving huge datasets between institutions. Smaller regions and resource-constrained teams could access analytical capabilities without having to build large data infrastructures themselves.Europe is already investing heavily in satellites, databases, research programmes, forecasting systems and scientific expertise. The question is whether we will connect those investments well enough to turn them into actionable intelligence.That requires policymakers and funders to treat data infrastructure as seriously as physical infrastructure. Data generated or supported through European public funding should be Fair, verifiable and machine actionable by design, wherever legally and ethically possible.Related articlesData Corner: Europe’s burning need for wildfire mitigation researchClimate monitoring must remain a global enterprise, experts sayIn practice, that means funding not only the production of data, but also the infrastructure that makes data usable across systems: metadata, provenance, interoperability, access mechanisms and governance. Where data must remain restricted, we should ensure that it can still be securely discovered, verified and used for authorised analysis.Initiatives such as the European Open Science Cloud offer an existing framework through which these principles can be put into practice. What is needed now is to accelerate implementation and make them a standard part of how Europe funds and builds research and innovation systems.We do not need another generation of disconnected databases. The data is already there. The opportunity is to make it work together, securely, responsibly and quickly enough to help prevent the next fire, rather than simply document the last one.Jean-Claude Burgelman is professor emeritus at the Free University of Brussels (VUB) and editor-in-chief at Frontiers Policy Lab. For more than 20 years he held leading roles in research and innovation policy at the European Commission.
Maryland fires coach Mike Locksley after 2-5 start, dismal 3-season stretch: Source
Locksley was in his eighth season of this tenure at Maryland and was retained for 2026 after back-to-back 4-8 seasons.
Pioneer of China NewCo model sued in US over trade secret misuse, double-dealing
A legal feud unfolding in New York is putting a spotlight on the work of a business development veteran who is credited for pioneering one of biopharma’s hottest dealmaking mechanism: the China “NewCo” model. In a lawsuit originally filed in New York state court and recently moved to federal court, China’s Lepu Medical Technology has alleged that biopharma business development consultant Su Zhang, who was hired to help shop its GLP-1 weight-loss candidates to Western partners, engaged in corporate double-dealing and trade secret leaks. According to the complaint, while acting as Lepu’s primary dealmaking liaison for a group of obesity and metabolic disease drug candidates, Zhang was secretly double-dipping as the acting chief business officer for a direct competitor, BrightGene Pharmaceutical. “She never adequately disclosed the role, never sought Lepu’s consent, and never proposed any safeguard,” Lepu alleged in its complaint, which was filed in July after Zhang’s consulting firm, CoDevCo, sought certain transaction-based success fees from its angry customer through an arbitration process in Singapore. Lepu, the parent company of Lepu Biopharma, has asked Zhang to pay back its $500,000 retainer and disgorge all benefits she received during the alleged breaches of fiduciary duty, plus other damages and relief. The company has also requested the court grant injunctions to protect Lepu’s trade secrets. The ill-fated partnership officially kicked off in December 2024, when Lepu tapped CoDevCo as its “exclusive business development mechanism” to identify collaborators for the company’s drug candidates. According to Lepu’s complaint, Zhang personally negotiated and signed the agreement as managing director for CoDevCo, which used her home address. Before the Lepu deal, Zhang made a name following a short stint as the global head of business development for Hengrui Pharmaceuticals. It was during her tenure that Hengrui signed a landmark deal granting exclusive rights for a portfolio of GLP-1 assets to Hercules, which was at that time newly established by a group of private equity and venture capital firms. In addition to the regular upfront and milestone payments, Hengrui also gained an equity stake in Hercules, which later became Kailera Therapeutics. The Hengrui-Hercules deal opened a new paradigm, where a Chinese biopharma company spins off certain early-stage assets to investors for further development through the creation of a new company abroad. The “NewCo” model quickly came into vogue as it allows Western investors to access high-potential assets originating from China at an early stage while giving the Chinese licensors an opportunity to reap long-term benefits through equity stakes in the new firms. The NewCo model proved its value when Kailera staged a record-breaking $625 million IPO on Nasdaq this April, merely two years into the Hengrui deal. Related Kailera CEO 'knew we were in a good spot' before obesity biotech's record-breaking $625M IPO On her LinkedIn page, Zhang described her work at Hengrui as “[b]uilding team and capability from the ground up,” forming NewCo and major pharma partnerships worth billions of dollars. Lepu clearly wanted that kind of track record to help boost its own cardiometabolic portfolio, which includes a range of assets for obesity, Type 2 diabetes, fatty liver disease and muscle preservation during weight loss treatment. “Lepu’s pipeline is very valuable, but only if Lepu could secure the right international partner to expand into the overseas market during the available commercial window,” the company argued in its complaint. The Chinese biotech said it had little knowledge of U.S. laws, customs or business practices in the business development field, and therefore “needed to rely entirely” on the expertise of Zhang and her team as the firm’s first engagement of a U.S.-based BD consultant. “Zhang’s dominating influence on the business development strategy is further evidenced by the fact that she personally controlled the business-development communications on behalf of Lepu with potential partners,” Lepu said in its complaint. After entering the deal, Zhang introduced Lepu to her four associates. According to Lepu’s version of events, all of them were allegedly employed at different time points to perform similar jobs at other Chinese companies that Lepu described as its competitors, while having access to Lepu’s confidential information. As such, Lepu described Zhang’s team as “a roster of individuals whose primary professional loyalty, by virtue of their concurrent full-time employment, ran to Lepu’s competitors.” As well as the specific examples set out in the case, a look at Lepu’s deals over the period suggests Zhang may have been involved in at least one transaction. During their partnership, Lepu, through its subsidiary Shanghai Minwei Biotechnology, also out-licensed its GLP-1/GIP/FGF21 agonist MWN105 to a NewCo called Sidera Bio in the fall of 2025. The deal included an upfront and near-term payment of $35 million, up to $1.01 billion in milestones, and a 9.99% stake in the Danish startup. It seems likely that Zhang facilitated the Minwei deal given that Lepu is on record as having used CoDevCo as its “exclusive business development mechanism.” The big shock for Lepu came in the form of a news article on June 25, 2025. The article, reporting on phase 2 data for BrightGene’s GLP-1/GIP receptor agonist BGM0504, identified Zhang as acting chief business officer of the Lepu rival. Blindsided by her association with BrightGene, Lepu confronted Zhang in July 2025. “Lepu was given assurances that there was nothing to be concerned about and told that Zhang would explain the matter to Lepu,” Lepu alleged in its complaint. “Zhang never did.” Lepu claimed that Zhang had the motive and opportunity to steer potential prospective partners toward BrightGene or other competitors. Later, in February 2026, one of Zhang’s associates joined BrightGene as the vice president for global business development, according to the complaint. Around the same time, Lepu sent written demand letters asking Zhang to account for her BrightGene role, identify what confidential data were shared with the rival firm, and provide any conflict-of-interest or firewall policies during the engagement. According to Lepu, neither CoDevCo nor Zhang answered the questions in their responses. Related Novo vs. KBP: How a $1.3B deal turned into a fraud accusation and an international legal fight In a motion to dismiss filed with the U.S. District Court in the Eastern District of New York on Sept. 4, Zhang’s legal team argued that Lepu’s agreement was signed with CoDevCo, and that an employee of the contractor does not owe fiduciary duties to the client. In its complaint, Lepu said: “That CoDevCo was the contracting entity does not insulate Zhang from personal liability for duties she personally undertook and personally breached.” Taking the argument one step further, the defending party argued that the consulting agreement “does not create a fiduciary relationship even between CoDevCo and Lepu; instead, it identifies CoDevCo as an independent contractor retained to market Lepu’s business to potential western partners.” Although CoDevCo was Lepu’s exclusive business-development contractor, there were no terms stipulating that the consulting firm should serve only Lepu, Zhang’s lawyer noted. As to Lepu’s claims that Zhang misappropriated trade secrets, the defendant argued that Lepu authorized the use of the information so Zhang’s team could perform their service per the agreement. In a rebuttal filed on Sept. 11, Lepu’s lawyer set out why they believe the Chinese biotech satisfied New York law’s misappropriation definition by alleging that the defendant used a trade secret “in breach of a duty or through improper means.” As an alternative to dismissing the suit, the defendant suggested the action should be stayed pending outcomes from the arbitration of a separate case in Singapore. While NewCo pioneer Zhang is defending her business arrangements, momentum behind the NewCo trend has continued unabated into 2026. Through August, Chinese biotech assets have spurred 15 NewCo deals this year, according to local trade publication PharmaDJ.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Report: Phillies expected to retain Don Mattingly as manager
Philadelphia is expected to remove Mattingly’s interim label after he guided them to a 79-55 record in 2026.
Employee development shouldn’t stop at promotion
A promotion is only the beginning. For businesses competing to retain top talent, advancing employees into leadership roles can be a powerful investment, but a new title doesn’t automatically make someone an effective manager. As Business Report writes in its Best Places to Work issue, training, mentorship and ongoing support can help newly promoted employees […]
Don’t Promote Them. Talk to Them.
Pay matters, but conversations keep people. Brian Walch explains how to build a "Career Compass" to retain your team.
Va. officials announce disbursement of $122 million in Rural Health Transformation Fund awards
The money is meant to hire and retain rural healthcare providers, invest in healthcare technologies and strengthen the industry’s workforce in rural areas.
Sony's PlayStation disc plant is losing 10 percent of its volume in 2028, not 90
Sony’s PlayStation disc plant is losing 10 percent of its volume in 2028, not 90 Sony won’t license disc pressing to anyone else, Microsoft does, and a former PlayStation boss thinks that’s the whole problem. When Sony DADC chief Dietmar Tanzer spoke with an Austrian broadcaster in July about PlayStation disc production at the Thalgau plant, a number of press outlets misunderstood the report, writing that production would fall to a tenth of current levels. It won’t. Sony DADC confirmed to Game this week that the figure is a 10 percent decline, not a decline to 10 percent. “To clarify and avoid any misleading information: in that statement Dietmar anticipated an overall product volume decline by 10 percent, not a decline down to 10 percent,” a spokesperson with Sony DADC told Game. That figure covers 2028. Tanzer didn’t put a number on the years after, and the spokesperson declined to comment further. What we do know is that on July 1, PlayStation announced that physical game disc production for all new games releasing on PlayStation consoles will be discontinued starting January 2028 and that the transition has no impact on games that have already released in disc format or will be releasing in disc format prior to that month. “So, there will be reorders going to the market after January 2028,” the Sony DADC spokesperson said. “For details around that I would ask you to liaise with the PR team from PlayStation, as we can’t speak or comment on their behalf.” PlayStation officials did not respond to questions about reorders or other disc-related matters. But I did recently speak with Shawn Layden, Game Industry Strategic Advisor and former chairman of SIE Worldwide Studios, who called a future without physical PlayStation discs “depressing, but solvable.” then added, “I think.” The chief hurdle to third-party manufacturing of collector’s editions or any other version of a PlayStation game disc is that Sony owns the proprietary process to press those discs, Layden said. “And unless they decide or determine a way to license that to some of these bespoke disc manufacturers, there’s no way to make it happen,” he said. Layden was careful to add that he understands the concept but doesn’t have “line of sight on the particulars.” “Depressing but solvable, I think.” — Shawn Layden Microsoft already licenses replication to outside plants. Xbox discs are pressed by manufacturers Microsoft certifies as Authorized Replicators, a term defined in its publisher agreements, with the approved list set at the company’s sole discretion and Microsoft retaining the right to halt manufacture. The structure is still in place today: publishers select an Authorized Replicator in Partner Center and submit a bill of materials created with a Microsoft representative. Sony, by contrast, presses PlayStation discs through Sony DADC, its own manufacturing subsidiary. No one I spoke with said they were in discussions with Sony about doing that, and PlayStation hasn’t responded to questions about whether it would be open to a licensing deal. There is an obvious reason Sony might not want to. Niko Partners analyst Daniel Ahmad pointed it out on the day of the announcement: it’s a platform-led decision, he wrote, designed to cut costs, eliminate the resale market, and drive all revenue through the PlayStation Store. The math is not subtle. On a $70 third-party game sold through the PlayStation Store, Sony keeps $21. Sold at retail, Ahmad says, it earns about half that. Licensing disc replication to an outside manufacturer might not be worth it. And even if it were, it seems unlikely that such a deal would come from boutique companies like iam8bit, which sells collector’s editions of video games. “We would absolutely love to find a way forward to continue making physical PlayStation games,” said Jon Gibson, co-owner and co-creative director of the company. “We are big believers in giving humans the option to truly own media. If we can play a role in helping make that a reality for the future of PlayStation games, count iam8bit in!” If it were to happen, it would most likely be with a company like Conectiv Supply Chain Solutions, a Memphis-based manufacturer of optical discs and vinyl records that also runs third-party logistics, fulfillment and distribution for packaged media. The company, which was formed in 2025 when Los Angeles private equity firm Variant Equity Advisors purchased Vantiva’s Supply Chain Solutions division, traces its lineage back to Technicolor. When it sold the division, Vantiva described the business as having served video game creators for more than 25 years. Conectiv is also buying, not shrinking. Last month it acquired SDS, the distributor for Universal and Warner Bros. home entertainment, consolidating those studios’ packaged-media pipeline from pressing plant to retail shelf. I reached out to Conectiv and its CEO, but haven’t heard back. Layden pointed to music and books in our discussion about the ongoing value of physical media. “No one ever saw the comeback of cassette tape,” he said. “And vinyl didn’t so much come back. The flame went down, the fire’s dying, but the ember was always there, and it just kind of came back. Much like the book business. We thought we’d all be on Kindles right now. “I believe that physical media is crucial and important. One of the things that makes us gamers, one of the core game mechanics, going back to the beginning of time, is collecting stuff. “Did you get all the diamonds in Crash Bandicoot? Did you get all the stars in Mario? And we like to collect our games. And we have a game shelf. And we put all our boxes up there. And if you’re super hardcore, when you buy a game, you buy two copies, right? One stays in the shrink wrap, and you play the other one. What happens to that important cultural part of the gaming world? You know, we buy the steelbook and the three-disc Final Fantasy set and the figurine and, you know, you can’t download any of that. “What happens to that?” And Layden believes it shouldn’t have been a revenue question for PlayStation. “This was a core thing to the experience of our most devoted fans,” he said. “Yeah, it’s fan service. Why would we take that away? Well, we can’t afford to. It’s already 120 bucks, you know, limited edition special purchase onyx box version of whatever, and those sell at a higher rate than the box selling at $69.99 does. So yeah, the market has said they will continue to buy them. You’re just saying you just don’t want to make them anymore.” Layden said he was recently talking with someone about these sorts of business decisions and how they’re made. Too often, he said, it’s all about the financials and nothing else. “OK, we can do this and save this much money, or we can invest this to look at that outcome, or we can do this and have this happen over there, or move this team to Sri Lanka,” he said. “But each one of those, someone also has to have a ledger there saying, ‘OK, what is the brand impact from that move?’ “Iif you can’t resell it, do you really own it?” — Shawn Layden “If we do that, dollars and cents work out. I get it. That’s just math. But what’s the brand impact? Are people going to say, ‘Good move, you guys?’ Or are they going to say, ‘We hate you guys. Quit doing that.’ And sometimes they say, ‘We hate you.’ Then you take a note and say, OK, how much of that can we live with? How much ‘we hate you’ is OK. And when does it go over the line? “I see a lot of companies making decisions which, objectively speaking, I don’t know what the dollar end of that was for you, Mr. Company, but your brand value just dropped 30 percent. So I hope it was worth it.” Of course, shifting to a digital-only model for games raises other issues beyond simply wanting to collect. The biggest is ownership. Layden pointed out that once you go to a streaming-only or download-only model, it’s just a digital footprint on a hard drive. “What does ownership mean anymore?” he said. “It’s a genuine question. Well, in fact, it’s not even a question anymore. It’s like you are shifting the model from ownership to accessibility. “And what’s always been true, which people forget, is you’ve never been able to sell your iTunes library. And you can’t sell your PlayStation download library. So if you can’t resell it, do you really own it?” The touching tribute found in the credits for Star Wars Zero Company. Resonance: A Plague Tale Legacy Interview and Hands-On with a Minoan Masterpiece Star Wars Zero Company hands-on: Attack Astromechs, permadeath, and delightfully fatal Rube Goldberg tactics Control Resonant opens up as you get stronger — and as characters start trusting you
Dexter succeeds Gray as CBRE's Charlotte market leader
Denise Dexter has jumped from JLL to join rival CBRE as senior managing director and Charlotte market leader. She succeeds Brett Gray, who has relocated to Atlanta as executive managing director, while retaining oversight of the Carolinas. Dexter will oversee day-to-day operations in Charlotte including leasing, sales, valuations and debt and structured finance. She will […]
Key leadership retained by Bayern Munich to support Vincent Kompany
The coach of FC Bayern is very happy to continue working with Eberl.
Campbell partners with Collegiate Sports Associates for AD search, Wendt named interim
BUIES CREEK, N.C. – Campbell University has retained the services of Collegiate Sports Associates (CSA) to assist in a national search and recruitment of its next Director of Athletics.
Kamala Harris has a 2028 opening
The former Democratic standard bearer retains considerable respect in the party, but there’s an undercurrent of anxiety about her return to the political conversation.
Will the Buccaneers be Able to Keep Guard Cody Mauch?
The upcoming free agencies of Baker Mayfield and YaYa Diaby will have a huge impact on the Bucs' ability to retain guard Cody Mauch, who has become an invaluable player for Tampa.
President Trump’s $5,000 pledge surprises Wisconsin Republicans
President Donald Trump promised that if Republicans retain control of the House and Senate in November, every American adult will get a $5,000 check.
Diamondbacks will retain manager Torey Lovullo
Torey Lovullo is returning for an 11th season as the manager of the Diamondbacks.
Musk has spent $366 million to help Republicans retain control of Congress
NEW YORK, Oct 12 (Reuters) - Elon Musk has spent roughly $366 million on the 2026 midterm elections so far, $276 million just since July, trying to help Republicans retain control of Congress, even a...
Judicial retention | Judges on the ballot in 2026
This November, voters statewide will decide whether to retain 123 judges for terms ranging from four to 10 years. Unlike other races on the ballot where multiple candidates are seeking a single position, judicial retention requires voters to select either “yes” or “no.” Here are answers to some common questions about retention elections. Q: How […]
Realistic Detroit Pistons Expectations For 2026-27 Season
The Detroit Pistons made a lot of changes during the offseason, but how will that impact their quest to retain the top seed in the Eastern Conference?
Harold Branam: Talking back to money in politics (Opinion)
At the midterm Republican Convention last month, President Donald Trump promised to send every American adult a $5,000 check if the Republicans retain control of the House and Senate.
How Close Are Scientists To Creating "Digital Twins" Of Human Brains? If Technology Can Catch Up, The Uses Could Be Endless
A digital twin would recreate a single brain and retain the ability to learn, adapt, and respond like the original.
Taylor Farms and Mexico’s Health Ministry Now Make the Same Cyclospora Argument. The Produce Industry’s Own Association, FDA and CDC Rejected It in September. Here Is a Specific Request to Eight People Before the Industry Meets in Orlando.
I spent four hours Sunday morning taking the deposition of an expert retained by the defense in the E. coli O157:H7 outbreak of November 2024 – the one
Losing Baleba and Champions League ambition
Colin asked: Has the departure of Baleba helped team spirit and what can the club do to start retaining our stars so that we can take the next step to trophy success? Johnny: The midfield has coped really well without Baleba. If he progresses at Manchester United it may be seen as a loss, but in terms of team spirit, I don't think he had a detrimental effect.
WATCH LIVE: Trump campaigns for Sen. Dan Sullivan in Alaska
President Donald Trump on Tuesday will devote a big chunk of his dwindling time ahead of crucial midterm elections to head all the way to Alaska — attempting to bolster a Republican incumbent senator in another sign of GOP fears about retaining control of Congress after Election Day on Nov. 3.
Letters: Retain Muñiz | Nixon will protect abuse survivors
Justice Muñiz keeps an open mind, listens to every party, and treats people with professionalism and kindness.
India’s 'Freebie' Politics May Have Reached America
Trump’s $5,000 “dividend” to Americans if Republicans retain Congress sounds outrageous in the U.S. But across the developing democratic world, election-time cash and freebies have long been entrenched in politics. India offers a cautionary precedent.
Omnicom lands Coca-Cola’s North American media business, as WPP retains its global remit
The beverage giant's US and Canada media move to Omnicom as the holdco's CEO John Wren made the case it would build a bespoke team, not a Pepsico holdover.
Steph Curry drops truth bomb on Warriors’ front office failure
It’s no secret there is disappointment surrounding the Warriors ahead of the upcoming season. While Golden State retained Steph Curry for another two years on a $116 million contract extension,...
Georgia still No. 1, Texas falls in college football NCAA Re-Rank 1-138 after Week 6
Georgia retained its top position in the NCAA Re-Rank 1-138 after Week 6 of the college football season while Texas tumbled after its first loss.
DHS: Salvadoran TPS holders ‘retain protection’ despite expiration
Earlier this year, the Trump administration announced it is ending TPS for Salvadorans effective Wednesday
‘This is not what we expected’: Latino voters were key to Trump’s win in a swing Pennsylvania district. Now some say the economy is ‘worse’
In a key congressional district, frustration over gas and grocery prices is testing Republican efforts to retain Latino voters ahead of the midterms.
Quarterback roster decisions define 2026 college football season
Decisions by coaches to retain mediocre QBs are crushing their 2026 seasons. Miami paying up for Darian Mensah is proving to be a great investment
Carlos Alcaraz favored at US Open with Jannik Sinner injured
The return of Carlos Alcaraz and the absence of Jannik Sinner has had a significant influence on US Open betting futures. Alcaraz, the reigning champion, is +250 to retain his title according to DraftKings odds as of midday Thursday.
Netflix plans substantial layoffs, sources say
Netflix plans a substantial round of layoffs as the streaming giant faces rising competition and pressure to retain its subscribers, according to people familiar with the job cuts. The cuts
Hood: Pay for performance, not for politics
RALEIGH — The North Carolina General Assembly approved substantial pay increases for public schoolteachers earlier this year. If a bipartisan commission has its way, teacher compensation will soar over the next few years, as well. Fiscal conservatives should welcome these developments — so long as schools use higher pay as a means of attracting and retaining highly effective teachers, not of scoring political points or placating interest groups.
Meet the strategists behind Michigan’s biggest 2026 campaigns
The people helping steer Michigan’s marquee 2026 races either work directly for the candidates or at consulting firms retained by them.
Bruno Genesio provides Igor Paixao injury update
Olympique de Marseille did everything to retain Igor Paixao (26) over the summer. Amid the club’s financial problems, the ownership looked to offload the Brazilian in the closing days of the transfe...
San Francisco’s public-safety technology isn’t the problem — the politics around it is
Amid a local Democratic Party debate, supervisor makes the case for retaining automated tools while strengthening oversight and protecting against misuse.
Penn State Freshman Josiah Zayas Standing Out
Through all the changes Penn State's roster has seen over the last nine months, one position group has remained relatively unchanged. The Nittany Lions retained starting cornerbacks Daryus Dixson, Audavion Collins and Zion Tracy. The three defensive backs made a combined 24 starts a season ago and were primed to start even more games this …
Czech PM faces first electoral test
Early results suggest gains for the Czech prime minister's party, but opposition groups are battling to retain control of the upper chamber, which remains a key check on his governing coalition.
LIV Golf New Investor Shares Business, Golfer Recruitment Strategy
After losing PIF funding and filing for bankruptcy, LIV Golf has a new investor and plans to retain top golfers for global play. Here's their vision.
Meritage to close 38 restaurants as Wendy’s fight unfolds
Meritage Hospitality Group plans to close 38 restaurants as the Wendy’s franchisee fights to retain control of 314 locations in Chapter 11.
Engrams Embedding Entendre: Codesign for Efficient DRAM/SSD Offloading
Engram extends standard token embeddings with learned multi-token lookups. Recurring local patterns retrieve vectors directly, reducing the need to reconstruct them through attention and feed-forward layers. With Engram model architecture optimization, it allows for lower HBM capacity to be needed for models at the same quality. This does not mean there won’t be an insane demand for HBM but it just means that model architecture will continue to innovate around constraints. This model architecture design is naturally codesigned for parameter offloading: each token accesses a few embedding rows whose addresses depend on token IDs, not hidden states. The runtime can prefetch those rows from host DRAM while earlier layers compute, keeping the table outside HBM without transferring entire weight matrices. Our Memory model contains our latest estimates of quarter by quarter HBM, DRAM, & NAND supply and demand. Offloading frees HBM for model weights and KV cache, potentially supporting larger batches or more concurrent sessions. When DRAM becomes the next constraint, NVMe offers another tier. Recommendation systems already cache frequently or recently accessed embedding rows in faster memory while backing colder rows with SSDs. After NVIDIA roadmap had to change due to massively despec’ing Rubin Ultra from 1024GB to now ~200GB of HBM per chip, model architecture optimizations like emgram maybe helpful. Our DeepSeek-V4.1-Flash configuration uses roughly 189 GiB of memory for Engram. We replace it with a memory-mapped (mmap) file and measure serving performance with offload to SSD. Later on in our report, we will show our Engram offloading experiments along with the official InferenceX agentic inference serving results on Engram models like DeepSeekv4.1 Flash across all 6 NVIDIA GPU SKUs along with MI355X. Unsurprisingly, the CUDA Moat is still mogging MI355X on the ultra popular DeepSeekV4.1 Flash model. We also show how even on high capacity HBM SKUs, offloading emgrams to DRAM could result in even better performance for most of the pareto than keeping the emgram in HBM. Our benchmark has been widely reproduced, validated and/or supported by almost every major buyer of compute from Google Cloud to Microsoft Azure to Oracle, to Meta and many more. Furthermore, it has the support of the ML community including from vLLM, LMCache, SGLang, PyTorch, Huggingface and the support of major labs like OpenAI, MiniMax, ZAI, Qwen, Moonshot Kimi, etc. Star the InferenceX GitHub repository if you find the open-source benchmark and data useful!. InferenceX is the only inference benchmark in the world to have TPUv7, Jalapeño, Nvidia Rubin NVL72, AMD, and soon, SambaNova and Trainium. Due to how realistic AgentX scenario is to real world agentic inference workloads, AMD has committed to collaborating on MI455X UALoE72 too. DeepSeek did not release the original paper’s two trained Engram models. We replicated its setup on fineweb-edu using the released code and training hyperparameters, at an estimated 6E18 FLOPs per run. We observed the same U-shape scaling: Engram improved performance over pure MoE baselines. We also reproduced DeepSeek’s results, where earlier-layer representations with Engram resembled those of later layers. Like the original Engram paper, it is possible to probe Engram’s gate scores to see what n-grams DeepSeek-V4.1-Flash makes the most use of. Our gate scan finds names, code fragments, relational phrasing, and boilerplate. These examples prioritize interesting-ness over gate strength. One unexpected result was Wright : Ace Attorney. These examples suggest learned memory optimizes the training objective, not a judgment of which facts deserve storage. Licenses, bibliography fragments, API scaffolding, and website furniture can provide prediction shortcuts, so the value of additional Engram capacity may depend on what survives data preparation. This does not show that table capacity is “wasted”: the evaluation-corpus scan establishes neither training exposure nor the capacity occupied by each category. For offloading, strong gates do not identify cache-hot rows. Low gates do not automatically save reads either: computing the gate requires the retrieved key and undoes the performance gain of a fused kernel. Skipping reads would require a separate usefulness predictor before retrieval. In the original paper’s inference-time ablation, factual-knowledge benchmarks retained just 29–44% of their original performance, while reading comprehension retained 81–93%. This is due to the training–inference mismatch. The resulting degradation therefore measures this trained model’s dependence on Engram, not the performance difference between models trained with and without it. In our ablations, suppressing Engram worsens token likelihood across all evaluated domains, especially encyclopedia text and several code corpora. Surprisingly, GSM8K accuracy stays within measured run-to-run variation and removing Engram has no effect. Engram is not a detachable dictionary beside an unchanged MoE. Removing it changes downstream features and expert selection. We tested whether rerouting hurts or compensates by holding tokens fixed in a teacher-forced experiment on CRUXEval, a code-reasoning benchmark of small Python functions where the model predicts a function’s output from its code and an input, and scoring the reference answer. Removing Engram raised answer loss from 0.2848 to 0.3093 bits/token. Forcing the ablated model to use the original Engram-on expert choices made it worse still, at 0.3375 bits/token. Rerouting partially compensates for the missing memory. Memory features and expert selection work together, rather than following a clean “memory stores facts; experts reason” division. On the same CRUXeval, removing Engram during either phase reduced accuracy and increased generated tokens; removing it throughout produced the largest changes. Keeping Engram for prefill leads to more correct answers than keeping for decode likely due to semantically richer KV cache transferred to decode workers, allowing it to mitigate some of the performance loss. Engram’s table is large, but each lookup is small. DeepSeek-V4.1-Flash requests 24 rows at each of two Engram layers, about 12.4 KiB per processed token position across the model, or 3.1 KiB per GPU when split across four GPUs. Currently as of Day 7 since Model Release, MI355X is still 2-4x worse performance per dollar compared to B200 even when normalized by Mi355X’s lower TCO. Our full total cost of ownership breakdown comes from our AI Cloud TCO Model along with monthly market surveys of over 100+ gpu clouds & gpu cloud customers. On the Day 0 release of DeepSeekv4.1 Flash, NVIDIA vLLM works out of the box with zero issues across all 6 SKUs: H100, H200, B200, B300, GB200, GB300! This was thanks to the amazing work by the NVIDIA & Interact teams! In comparison, AMD vLLM did not work on day 0 for DeepSeekv4.1 Flash.Source: SemiAnalysis InferenceX AMD’s vLLM documentation points to using vllm/vllm-openai-rocm:deepseekv41-flash-0909, but from hour 0 of the model release to hour 23, AMD has not publicly released the image. AMD claims, “SPEED IS THE MOAT,” yet it has still not released it by the 23rd hour. We wish that, going forward, the AMD team has a better process for hour 0 model releases. Eventually when they did publicly release for “day 0” image support, performance-wise, it is currently up to 14.8x worse perf per dollar than H200 and up to 42x worse perf per dollar than B200/B300. The power of the CUDA MOAT is NVIDIA’s collaboration with its massive 6 million-developer community ecosystem including most of the vLLM & SGLang & Tokenspeed maintainers which means that CUDA is optimized on day 0. Overall, AMD did make significant improvements but the performance per dollar is still currently 2-4x worse than B200. AgentX Engram DRAM Offloading Improving Performance The HBM and DRAM offload use the same GPU kernel to select and dequantize rows. With HBM, it reads GPU memory; with Unified Virtual Addressing (UVA), it reads pinned host memory directly. Both support full decode graphs. Moving the table into HBM accelerates only the sparse lookup, leaving decoder computation and communication unchanged, resulting in little overall benefit while consuming memory otherwise available to KV cache. Another benefit of Engram offloaded to DRAM which means you can reduce the communication overhead by using less HBM GPUs per replica. For example, when enabling Engram offloading on B300, we are able to switch from TP4 to now TP2 which improves the pareto curve by up to 1.6x. When iso-model quality, less HBM is required as the engrams could be offloaded to host DRAM. Thus HBM bandwidth matters way more than HBM capacity. For inference workloads where memory bandwidth matters the most, 4-hi HBM provides the best $/bandwidth and therefore lowest cost per token. If China continues to make more and more revolutionary model architecture innovations, soon it could potentially 0Hi HBM stacks. [ ](https://newsletter.semianalysis.com/p/long-live-the-short-king-why-4-hi) [ Long Live the Short King: Why 4-hi HBM Wins ](https://newsletter.semianalysis.com/p/long-live-the-short-king-why-4-hi) Myron Xie, Bryan Shan, and 3 others · Sep 13 [ Read full story ](https://newsletter.semianalysis.com/p/long-live-the-short-king-why-4-hi) Moreover, on B300 and week-0 stack, moving the Engram table back to HBM did not improve results and stay within run-to-run variance. This is a result of the work optimizing DRAM offload, such as async, and overlap. SSD Offloading On B200, we created a unoptimized vLLM fork and stored the Engram tables in memory-mapped files on local SSDs. File backing lets the OS reclaim table pages when other applications need RAM. Pages already cached in memory can be served without reading the SSD again. Furthermore, note that we were unable to turn on GDS The unoptimized SSD implementation changes how rows reach the GPU. It copies row IDs to the CPU, deduplicates them, gathers the requested rows into pinned buffers, copies those rows back to the GPU and dequantizes them. This work runs between segments of the GPU execution graph. Native UVA performs row selection and dequantization directly on the GPU, avoiding the CPU round trip. A warm filesystem cache removes physical SSD reads, but leaves the coordination, row gathering and transfers. This is why a file already cached in RAM can still perform worse than a pinned DRAM table. The comparison measures the whole serving path; it does not separate the time spent on each of these operations. B200 DRAM dominates both measured SSD serving curves in total tokens per dollar and P90 interactivity. Near 125 tokens/s/user, DRAM delivers 121 million total tokens per dollar versus 52 million for SSD. For production serving, SSD offloading is likely not worth the tradeoff. On the B200 configurations we measured, SSD offloading loses on both measures: every observed SSD point has a DRAM alternative that delivers higher P90 interactivity and more total tokens per dollar. The only points where Cheaper storage does not automatically produce a cheaper inference service. Moving Engram to SSD leaves the same four expensive GPUs and the rest of the server in place. Reclaiming RAM only creates an economic benefit if it enables a cheaper server configuration or additional useful capacity. The current unoptimized path provides neither benefit, and the filesystem cache still consumes RAM when table pages are resident. Next we will look at the mechanisms and specific implementation of ngrams from DeepSeekv4.1 Flash, LongCat, Qwen3.8 Flash Next.
Economic development veteran Mike Malone notes value of statewide competitiveness
Mike Malone, partner at Shallotte, N.C.-based economic development firm Economic Leadership, said cities, counties, and states compete to retain and attract residents and businesses. The firm recently worked with the...
The T’s unreliability is outrageous. Why do we put up with it?
The quality of MBTA service has real bearing on Massachusetts’ competitiveness and its ability to retain workers.
Independent Kansas health systems launch shared services organization
Five Kansas health systems have launched a regional collaboration, called Astra Health, to pool resources and coordinate services while retaining their independence. | Astra Health's five founding members, who serve more than half a million patients annually, hope to improve quality and trim costs at scale while maintaining their independence.