SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " improvement " 842 found 🔀 AI-powered Shuffle
Everything New in iOS 27 Beta 3
Apple is continuing to refine iOS 27 ahead of its planned September launch, and the third beta includes several new features. Siri is more customizable, there's a fun new wallpaper action, and some useful improvements to Photos and Shortcuts. Siri Voice Beta 3 adds support for Siri voice customization on compatible devices. The customization option existed in prior betas, but it was not active.
watchOS 27 adds three new Health upgrades for Apple Watch
watchOS 27 packs a variety of Health-related improvements for Apple Watch users that span three main areas, here’s what’s new.
Central Avenue to Host Two-Day Celebration With Business Crawl, Live Entertainment, World Cup Watch Party
The Central Avenue Special Improvement District (CASID), in partnership with the City of Jersey City’s Office of Cultural Affairs, will transform Central Avenue from July 10-11 with a two-day…
Unpacking Titans quarterbacks starts with Cam Ward's offseason improvement
We have one big question about Tennessee Titans quarterback Cam Ward's development before the preseason starts.
49ers news: Top 100, coaching candidate, Ricky Pearsall improvement
A look at what has been going on with the San Francisco 49ers, one of the Arizona Cardinals' NFC West rivals.
Construction to Begin on I-94 Business Loop Near Valley City
VALLEY CITY, N.D. (NDDOT) – The North Dakota Department of Transportation is scheduled to begin a structure replacement project along the Interstate 94 Business Loop, east of Valley City, on Monday, July 6. Improvements include replacing the
American College of Cardiology celebrates 100 hospitals for offering ‘highest level of cardiovascular care’
These "forward-thinking organizations" have all committed to participating in multiple data registries and quality improvement programs. Did your facility make the cut?
Android 17 QPR1 hits Platform Stability with today's Beta 6 release
Google has announced that Android 17 QPR1 Beta 6 is releasing today, which includes several fixes and improvements.
$63M in federal funding being used to upgrade airports across New York
The funding is part of the Federal Aviation Administration’s Airport Improvement Program and Airport Infrastructure Grant Program.
Gemini Spark, Google's agentic assistant, is now available on Mac
Google's 24/7 agentic assistant, Gemini Spark, comes to Mac alongside other improvements, like real-time tracking and support for more apps.
Academy Sports + Outdoors coming to Siloam Springs
Marc Hayot/Herald-Leader Construction workers prepare the ground to build the new Academy Sports + Outdoors in between the Walmart Supercenter and Lowe's Home Improvement on June 24. An opening date has not been set, said Kelley Jones, senior external communications specialist for Academy Sports + Outdoors.
How Elite Sports Coaches Make High-Pressure Decisions
Drawing on interviews with 11 elite coaches across major U.S., European, Australian, and New Zealand professional sports leagues, the authors show that high-pressure decisions aren’t a single “formula” but a set of practices that unfold before, during, and after pivotal moments—and translate directly to business leadership. Top coaches combine disciplined preparation with emotional control and social awareness during crunch time and accountability and continual system improvement after the fact.
Generative AI chest X-ray models offer new approach to radiology reporting and quality improvement
While the technology remains investigational in many practices, researchers say it has the potential to improve diagnostic accuracy, streamline AI development and strengthen radiology quality assurance.
iPhone 18 Pro leaks: Qualcomm or Apple C2 model, A20 details, camera upgrades
After a closer look at some new data, Apple's iPhone 18 Pro modem situation may not be cut-and-dried. Here's what the latest leaks say is in store for cellular connectivity, the A20 chip, and possible camera improvements.
Opinion | California Politics Is Bought With Donations
We won’t get true policy improvements until we break the connection between fundraising for campaigns and our electoral system.
Atlanta businesses push back on proposed liquor license pause as leaders seek to curb Edgewood Avenue violence
Edgewood Avenue business owners back public safety improvements after recent violence, but some say pausing new liquor licenses won't solve crime's root causes.
Efzimfotase alfa demonstrated improvements in bone health in treatment-naïve pediatric patients with hypophosphatasia achieving median difference of 1.67 vs placebo in RGI-C Score at week 25 in MULBERRY Phase III trial
Positive results from the MULBERRY Phase III trial showed that efzimfotase alfa (ALXN1850), an investigational enzyme replacement therapy, demonstrated a statistically significant and clinically meaningful improvement in bone health in children (2 to
AbbVie (ABBV) Wins Health Canada Approval for Boey
AbbVie Inc. (NYSE:ABBV) is one of the 12 Most Profitable S&P 500 Stocks to Invest In. On June 23, 2026, Allergan Aesthetics, an AbbVie Inc. (NYSE:ABBV) company, announced that Health Canada approved Boey for the temporary improvement of moderate to severe lines between the eyebrows in adults. Boey is the first and only approved botulinum […]
Omaha City Council agenda notes for June 30
Items on new apartments, pedestrian safety improvements, and the city’s food truck ordinance in Tuesday’s agenda.
Driving A New Ford Mustang Mach-E After 5 Years Feels So Much Better
The 2026 Ford Mustang Mach-E isn't drastically different from its original 2021 version, but small improvements and a price dip make it a better EV purchase.
Hightower president leaving after less than three months
Roberto Stewart, who was named president in April, had been tapped to lead the improvement of the firm's technology platform.
Council Explores AI, Quality Improvement and Patient Safety to Advance Community Health
The MHA Council on Health Access and Community Impact held its final meeting of the program year June 4 to examine emerging opportunities and challenges shaping healthcare delivery and advancing community health.
Old Town Moves Forward With Business Improvement District
City supports effort to strengthen historic district
Fitbit Air's first update is already rolling out, and it could finally fix its biggest annoyance
Google has started rolling out the Fitbit Air's first firmware update since launch. This update promises bug fixes and improvements.
Athens approves grant program for downtown business improvements
City leaders are taking applications from owners seeking storefront and signage upgrades
Google Home gets another big update with app improvements, voice & camera upgrades
The updates keep on coming, with Google Home now rolling out yet another big update that improves on not only...
Backed by threat of clawbacks, feds wield tight grip on $50B rural health fund
Centers for Medicare & Medicaid Services Administrator Mehmet Oz praised states’ plans when announcing the rural health program awards last year and said his agency would help states “turn their ideas into lasting improvements for rural families.” But state officials and healthcare leaders said it’s also clear the agency wants to encourage specific policy changes and hold states accountable to the promises they made and rules they agreed to follow.
Vikings have seen improvements from J.J. McCarthy this offseason
J.J. McCarthy is showing he can get better to the Vikings coaching staff ahead of training camp.
Valve: FSR 4 Is Coming to Steam Machine
A huge confirmation that should see significant quality improvements.
The Budgetary Impact of Health Care Costs on School Districts
As school districts' healthcare costs rise, fewer resources remain for educational programs, salaries, facility improvements, & student services.
U.S. and FIFA have room for improvement as hosts for the World Cup
At this World Cup, Iran has been subjected to shifting travel restrictions and uncertainty unlike the other 47 teams.
The top 10 nonprofit health systems by 2025 operating revenue
The 2025 fiscal year saw across-the-board performance improvements for the country’s 10 largest nonprofit health systems, if not necessarily an expansion of their business. | Operating performances may have improved across the board, but not all of the country's largest nonprofit health systems grew their businesses.
Pelham approves $2.6 million Sports Park renovation, project comes in under budget
PELHAM, Ala. (WBMA) — Pelham city leaders have approved the next phase of improvements to the Pelham Sports Park, moving forward with a $2.6M renovation.
San Diego begins installing parking meters in San Ysidro Business District
To develop the plan, city leaders worked with the San Ysidro business community. Revenue collected from the meters is reserved for transportation, parking and safety improvements in San Ysidro.
Olympian Jenny Simpson shows 'encouraging improvement' after collapse
The 39-year-old Simpson underwent CPR at a track Tuesday and was taken to the hospital.
“Clunky” Epic Games Launcher is getting a “Ground-up rebuild” that promises to be at least 5x faster
The company has confirmed that a major overhaul of the Epic Games Store with several improvements and changes is currently in development.
Google Health 5.02 rolling out with return of naps, Hourly activity, & more
Google Health’s work to address issues and make improvements to the redesigned Android and iOS app continues today with version 5.02.
The new Google Home Speaker is a slap in the face to Nest Audio users
Despite replacing the Nest Audio in Google's smart speaker lineup, the Home Speaker isn't a clear improvement across the board.
Safety concerns remain at Edinburgh's teenage mental health ward
Inspectors find some improvements at Melville House, but say more needs to be done to protect both patients and staff from aggression.
A daily probiotic may help relieve depression and anxiety
A small clinical trial suggests that probiotics may offer a surprising mental health boost for older adults with depression. Seniors who took a daily probiotic alongside their regular antidepressant treatment experienced slightly greater improvements in depression and anxiety symptoms than those who received a placebo.
Apple Releases New Firmware for AirPods Pro 2, AirPods Pro 3 and Beats Studio Buds
Apple today released new firmware for the AirPods Pro 3 and AirPods Pro 2. The firmware has a version number of 8B41, up from 8B40 for the AirPods Pro 3 and 8B40 for the AirPods Pro 2. There is no word on what's included in the new firmware, but Apple has a support document with limited notes. Most updates are limited to bug fixes and performance improvements. To get the updated firmware, make sure your AirPods Pro are in range of your iPhone, iPad, or Mac and are connected via Bluetooth.
5 New Apple Music Features Coming In iOS 27
iOS 27 isn't bringing any major changes to Apple Music, but as with the rest of the software, there are some improvements coming to make it feel snappier.
Titans' defining number in 2026 relies on Cam Ward's improvement
The Tennessee Titans' one defining number, as named by NFL.com, is around the improvement of Cam Ward in his second year.
Assassin's Creed Shadows Update 1.1.11 Out This Week, Includes Switch 2 Handheld Improvements
"The final Title Update is coming"
Assassin's Creed Shadows 1.1.11 update announced, patch notes - new story quest, Nintendo Switch 2 handheld GPU improvements, more
Assassin's Creed Shadows announced last free content drop with 1.1.11 update, and here are the patch notes.
Adobe rolls out major Creative Cloud updates for Lightroom, Premiere, more
Adobe is rolling out a broad set of Creative Cloud updates this week, introducing new AI-powered tools and workflow improvements.
Samsung is finally fixing the Galaxy Fold's biggest flaw
The Galaxy Z Fold Wide could bring significant improvements to the crease.
State names first round of projects funded by federal rural health program
The state this week announced its first round of federal rural health grant funding, which allocated $36 million to projects to help communities with one-time infrastructure improvements and improve technological gaps. The Nevada Health Authority on Monday named the 25 projects that were awarded funding as part of the $180 million part of the Rural […]
How Apple Is Making Your Older iPhone Run Faster and Stay Alive Longer
Even the aging iPhone 11 will feel a little more responsive soon, thanks to improvements in an unsung iOS feature.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Roadway project planned at new Webb County health clinic
A highway improvement project near Webb County's new public health clinic will add turning and acceleration lanes for safer access.
Redo TAVR with balloon-expandable valves linked to positive outcomes, key improvements
Researchers tracked real-world data from more than 140 patients who originally received a transcatheter heart valve from Edwards Lifesciences, Medtronic or Boston Scientific.
Microsoft releases major feature updates for stock Windows 11 apps
Microsoft has released updates for Windows 11's inbox apps, including Paint, Clock, Calculator, and more. All of them pack many new features and improvements.
watchOS 27 Improves Apple Watch Performance in Seven Ways
Apple's software updates previewed during WWDC 2026 this week have followed a distinct pattern: introduce a handful of key new features, while maintaining a focus on refining the underlying platform architecture. watchOS 27 is no different in this respect, with the majority of changes being performance improvements under the hood.
King Street store windows go patriotic for contest celebrating America’s 250th anniversary
The King Street Business Improvement District held a competition inviting local businesses to create a window display celebrating America’s 250th anniversary.
What's New in the iOS 27 Photos App
The Photos app is one of a handful of apps that Apple paid extra attention to in iOS 27. It has multiple improvements to performance, and several quality-of-life upgrades. There are also new AI photo editing tools that use Apple Intelligence. AI Tools There is a set of AI photo editing tools in the Photos app, accessible by tapping on the icon featuring three sliders, and then selecting the Apple Intelligence icon labeled "Tools".
iOS 27 brings another very welcome improvement to Camera Control on iPhone
iOS 27 and Siri AI introduce a positive change to the iPhone’s Camera Control. This welcome improvement is a benefit...
Several things I like about macOS 27 Golden Gate that have nothing to do with AI
AI aside, Golden Gate includes a bunch of subtle-but-helpful improvements.
Final Reminder: June 15 Deadline for Required CRIZ Business Reporting
The City of Reading is issuing a final reminder to businesses located within the City Revitalization and Improvement Zone that the deadline to submit their required annual state and local tax report is June 15, 2026.
Tim Allen says 'personality problems' with onscreen sons has halted 'Home Improvement' revival
Tim Allen's plans for a 'Home Improvement' return has been made 'challenging' due to 'personality problems' with the actors who played his sons on the '90s sitcom.
Pokémon Pokopia Updated To Version 1.1.0, Includes Improvements & Fixes
Here are the full patch notes
Google Fi lands some major improvements ahead of the summer, expanding to 22 new regions
Much appreciated ahead of a busy travel season
The Top New Features in Apple’s iOS 27 and iPadOS 27
Apple took the wraps off iOS 27 at its WWDC event, and the iPhone update is chock-full of smart upgrades, with a big focus on improvements to Siri.
Indiana child well-being rank declines in national report
Despite improvement in some categories, Indiana's overall ranking fell four spots, its worst ranking since 2021.
Annual Improvement Excellence Awards Recognizes Collaboration and Innovation
Winners of the 2026 UC San Diego Health Improvement Excellence Awards — including the grand prize for improved patient access through AI-enhanced tools.
watchOS 27 Features Dynamic App Grid, New Gesture Control, and More
Apple today unveiled watchOS 27, featuring a redesigned dynamic app grid, new gesture controls, and a raft of usability and battery improvements. The new dynamic app grid surfaces and rearranges five apps based on context and usage. Users can simply tap the bottom center icon to go to the rest of their apps. A new tap gesture lets users select a widget in the Smart Stack by tapping their index finger and thumb together once, allowing interaction even when the other hand is occupied.
Apple plays catch-up at WWDC
Apple spent much of its WWDC keynote highlighting fixes, performance improvements, and long-requested features before unveiling its upgraded AI-powered Siri, signaling that the company wants users to see AI as just one part of a broader effort to improve its software.
Apple unveils iPadOS 27 with speed and productivity improvements, more
Today during its WWDC keynote, Apple unveiled iPadOS 27, the next major software update for iPad. Here are the new...
Apple Announces Liquid Glass Improvements and Transparency Slider
Apple today announced a series of improvements to Liquid Glass, the translucent design language the company introduced last year. Apple said it has heard user feedback, which it "deeply appreciates," and is now making adjustments to the underlying foundations of how Liquid Glass is constructed. Chief among those changes is a new slider that lets users control transparency, ranging from fully opaque to completely clear. Sidebar behavior is also being updated.
Look at Truss Club, other Brewers stadium improvements coming soon
Renderings of the Truss Club, a new experience for high-end ticket holders at American Family Field, as well as a new beer garden for all fans.
Silverthorne hands out $40,000 in business improvement grants
The Silverthorne Town Council approved $40,000 in grants awarded to five local businesses intended for site enhancement and economic development projects. In the 15th year of the Business Improvement Grant Program, the following five businesses...
Mets drop second game against Padres despite McLean’s improvement
The Mets could not capitalize on the hits they did get.
iOS 27 is coming Monday: New features, compatibility, more
Early iOS 27 rumors point to major stability improvements, new Apple Intelligence features, and updates designed for Apple’s foldable iPhone.
What to Expect from Apple's Massive iOS 27 Update
Explore the expected features of iOS 27, including Siri 2.0, split-screen multitasking, and major stability improvements for your iPhone.
Chrome Sets Browser Speed Records on M5 MacBook Pro
Google's Chrome browser hit new records on browser benchmarking tools Speedometer 3.1 and JetStream 3, Google said today. Chrome earned a score of 61 on Speedometer, a five percent improvement since last year. It earned a 469 on JetStream 3, a 10 percent improvement since the beginning of 2026. Tests were done on an M5 MacBook Pro running macOS 26.0.1. Google says it holds a dual record across all browsers, beating every other Mac browser, including Safari.
Ace Combat 8 Asks You to Play the Hero, Whether You Are One or Not
We played Ace Combat 8: Wings of Theve and found it to be visually stunning with appreciated gameplay improvements and a deep story we couldn't get enough of in our limited hands-on time so far.
The concerning underlying data that Everton must address next season
Photo by Richard Heathcote/Getty Images)It does not require a deep dive to assess Everton’s areas for improvement next season, with the optics obvious for those who watched David Moyes’s men wi...
AHA to celebrate Community Health Improvement Week, June 8-12
The AHA and health care organizations across the country will celebrate Community Health Improvement Week, June 8-12. CHI Week honors those working in partnership to improve the health and well-being of individuals and communities throughout the country. Hospitals and health systems are encouraged to plan in-person or virtual events to highlight and increase awareness of their work. LEARN MORE
Marathon season 2 suffers rocky launch thanks to rampant errors and bugs
A shame, as new game modes and improvements are proving very popular.
Nashville Downtown Improvement District Budget Fails by a Single Vote at Metro Council
The Metro Council rejects the annual budget for the Central Business Improvement District, raising concerns about funding for downtown services.
RWJBarnabas Health Announces $854,000 Investment to Upgrade Monmouth Family Health Center
RWJBarnabas Health today announced an $854,000 investment to upgrade Monmouth Family Health Center in Long Branch, a Federally Qualified Health Center (FQHC) and partner in delivering compassionate care to historically underserved populations. The support will allow Monmouth Family Health Center to make significant improvements to equipment, technology and supplies to better serve patients.
Not All Wine Glasses Tinkling Happily over Santa Barbara County’s Business Improvement District
The Goldwater Institute sues County Board of Supervisors and vintners association on behalf of Lompoc’s Flying Goat Cellars.
Cancer survivors saw major improvements in sleep and well-being with one weekly practice
A new study found that a structured yoga program helped cancer survivors experience major improvements in sleep, mood, fatigue and overall well-being.
City of Camden celebrates grand opening of Mayor Francisco "Frank" Moran Sports Complex
Von Nieda Park received a complete overhaul that included improvements to the stormwater system, addition of a natural grass baseball field, a new parking lot and sidewalks.
Towards a responsive health system and equitable access to quality RMNCAH services
Indonesia’s vast geography and sociocultural diversity shape the delivery of reproductive, maternal, newborn, child and adolescent health (RMNCAH) services in ways that are both enabling and challenging. Across provinces, significant variation has been observed in how services are planned, resourced, and delivered. These variations in service standards and quality are felt daily in the lives of women, newborns and adolescents. Despite these challenges, progress is visible. National estimates show a drop in maternal mortality ratio, from 331 to 140 per 100 000 live births since 2000, signaling improvements in care quality and access. Fertility has stabilised and contraceptive use has grown, yet unmet reproductive health needs persist, and adolescent pregnancies continue to reflect early marriage and limited access to youth-friendly services.To better understand how Indonesia’s health system has evolved under decentralisation, the Ministry of Health, supported by World Health Organization (WHO), United Nations Population Fund (UNFPA), the United Nations Children’s Fund (UNICEF), IPAS and the Asian Development Bank (ADB), conducted a joint external review of RMNCAH programmes. This review draws on multiple sources of evidence, including existing literature, policy documents, national health system data, as well as field visits to six selected provinces to represent Indonesia’s geographic and administrative diversity. During the field visits, review teams observed service delivery in health facilities, spoke with health workers and local leaders and met mothers and families to understand how RMNCAH policies are operationalised. One of the challenges identified was the management of low birthweight (LBW) infants, a major contributor to neonatal deaths, under resource constraints. One midwife described a severe case of extremely LBW twins, one stillborn and the other died after three days of care. She recalled how the surviving infant struggled to swallow and may not have received breast milk, while simultaneous emergencies required the team’s attention, affecting the care provided to the infant.A subsequent review of the case by the district health office revealed insufficient antenatal care, fragmented maternal medical history due to population mobility, referral delays, limited provider capacity in neonatal intravenous access and a heavy workload that constrained proper newborn monitoring. These insights informed recommendations to strengthen both system-wide and service-level responses. Since the early 2000s, Indonesia’s decentralisation initiative has given much of the responsibility for funding, staffing and managing health services to regional governments. While the Ministry of Health sets national clinical standards, daily management of public health facilities falls under regional authorities through the Ministry of Internal Affairs. While this arrangement allows services to be tailored to local needs, it also depends heavily on local capacity for planning, budgeting and management. Health facilities and district health offices are better positioned to translate national priorities into local action when they have access to consistent technical support, helping health workers manage resource constraints and infrastructure gaps.The complexity of Indonesia’s health system governance is no easy feat to navigate. Understanding these dynamics is essential to strengthening policy, improving coordination and ensuring more equitable access to services across Indonesia. Under the leadership of Ministry of Health, recommendations from this exercise will be key in guiding the nation’s roadmap to an equitable and quality health system for RMNCAH.Written by Edit Oktavia Manuama, National Professional Officer (Maternal, Newborn, and Child Health), and Jessie Yunus, National Professional Officer (Gender, Rights, Equity, and Disability Inclusion)
The Downtown Santa Barbara Improvement Association’s “New Business Openings” Update
Santa Barbara, CA – The Downtown Santa Barbara Improvement Association (DSBIA) is pleased to announce that a total of 19 new businesses have opened or are
Cowboys news: Joint practices could provide early indication of improvement
The latest Cowboys news.
State Airfields Receive Funding
U.S. Senator Cindy Hyde-Smith (R-Miss.), Chair of the Senate Transportation, Housing and Urban Development Appropriations Subcommittee, has reported that 24 municipal airfields in Mississippi have been awarded just over $20 million for facility improvements. The Federal Aviation Administration (FAA) approved the third round of FY2026 Airport Improvement Program grants, which meet Airport Safety and Resilient […]
Galaxy Z Fold 8 series may ‘significantly’ improve the display crease
A new report claims that the Galaxy Z Fold 8 delivers a “significant” improvement to the display crease, on par...
WHO Global Code of Practice on the International Recruitment of Health Personnel amended
WHO Member States adopted a resolution to amend the ‘WHO Global Code of Practice on the International Recruitment of Health Personnel’ (the Code) and strengthen its implementation, following Member State-led consultations in the lead up to the Seventy-ninth World Health Assembly. The resolution marks an important step towards the vision that everyone, everywhere can access competent and motivated health and care workers, as a foundation for both universal health coverage and global health security. Key additions to the Code focus on: inclusion of provisions on health personnel recruited internationally for employment as care workers; applicability of the Code recommendations during emergencies; and encouraging co-investment in health systems and health workforce to ensure international recruitment results in proportional benefits for source and destination countries.Since its adoption by the Sixty-third World Health Assembly in 2010, the Code has undergone three rounds of review of its relevance and effectiveness. “We welcome the resolution’s focus on sustainable and ethical mobility of health personnel,” explained Dr Yukiko Nakatani, WHO Assistant Director-General, Health Systems, Access and Data. “The Code’s adoption in 2010 was a landmark achievement. Following this update, we encourage all countries to enhance implementation, including by viewing co-investment as a win-win.” The additions were recommended by an Expert Advisory Group appointed by the WHO Director-General. The Expert Advisory Group’s final report noted the progress in health workforce data availability, provision of migrant health worker rights and the embedding of ethical recruitment principles in national policies. It also highlighted areas of possible improvement in the Code implementation, including support for the strengthening of health systems in source countries.The adoption of the resolution follows extensive consultations led by Member States, underscoring the continued relevance of the Code in a context of increasing international mobility of health workers and growing pressure on health systems resulting from global health emergencies and funding constraints.WHO is already taking forward actions called for in the resolution. An updated version of the ‘WHO health workforce support and safeguards list’, that guides ethical recruitment practices by identifying countries facing the most pressing health workforce challenges, will be published later in 2026. As recommended by the Expert Advisory Group, this will include additional flexibility enabling countries to indicate their willingness to allow active international recruitment, or for Member States not on the list to request tailored support and safeguards. This approach reflects a more nuanced, country-led framework that balances workforce mobility with the need to protect and strengthen health systems in vulnerable settings.“I thank the members of the Expert Advisory Group, the group of Member States who led the resolution, and all Member States for their constructive engagement,” added Dr Nakatani. “Let’s bring this spirit of collaboration to our collective efforts to implement the resolution, strengthen the health workforce and build resilient and equitable health systems.”
New Specialized Crux goes all in on aero gravel, with a 15-watt improvement, new geometry, and lighter builds
Does this mean 'cross is dead?
Spotify releases four music-focused features, including background downloads on iOS
As Spotify users around the world await the return of their good old fashioned app icon, the company is rolling out four improvements...
Goal-Concordant Care Collaboration a Driver in Health Equity Improvement
Some hospices have found success employing more community-based methodologies in their health equity improvement efforts. Forging deeper relationships
Lehigh Valley HVAC Company to Pay $300K and Revise Business Practices After AG Sunday Lawsuit for Aggressive, Deceptive Sales Practices
HARRISBURG — Attorney General Dave Sunday announced that Curtis Total Service, Inc., and two of its employees – current manager Richard Price and former HVAC field supervisor Matthew Price – have agreed to pay the Commonwealth $300,000 and significantly revise their business practices to comply with the Pennsylvania Consumer Protection Law and Home Improvement Consumer Protection Act.
Google Health roadmap details bug fixes and improvements amid backlash from Fitbit users
Google Health has replaced the Fitbit app and, with that, the major redesign has rolled out widely. Many Fitbit users...
Rumor: Sonic Frontiers: Definitive Edition Nintendo Switch 2 tech improvements detailed
More details about Sonic Frontiers: Definitive Edition has apparently come to light via the latest leak. In the newest update, we’re hearing about how the game will be improved from a technical standpoint on Nintendo Switch 2. billbil-kun previously claimed to have outed the game’s release date last week. This person has a reliable track record and seems to obtain...
Poll highlights Oklahoma business demands for education improvements
Facing continued workforce issues, most Oklahoma business leaders value increased state investment in education over a tax cut.
Microsoft rolls out Windows 11 KB5089573 update that makes your PC genuinely faster and more responsive
Windows 11 update KB5089573 is now generally available as Microsoft's non-security preview update for May, and is packing genuinely notable performance improvements.
Cyclists and business owners push for trail improvements in Chesterfield
Many subdivisions have their own trail networks, but they aren’t interconnected.
Breeding Possibilities for Better Crops
Driven by a strong work ethic, Caitlin Kestell, a doctoral student in crop science, pursues genome editing and biotechnology to advance crop improvement and inspire young scientists.