SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Threads " 50 found 🔀 AI-powered Shuffle
Sign in to save shuffle history.
Sony clarifies recent PlayStation DRM update
PlayStation fans and gaming preservations have been alarmed since late last week that a new 30-day timer attached attached to newly-purchased digital games for PlayStation 4 and 5 might render those games unplayable if the system they’re on is offline for longer than a month. But a rep from Sony told Game File today that new system will require only a single online check before it functions as a perpetual license for the digitally purchased game. That is consistent with a newer theory that emerged by gamers testing the 30-day timer over the last two days. “Players can continue to access and play their purchased games as usual,” a rep for PlayStation told me over email. “A one-time online check is required after purchase to confirm the game’s license, after which no further check-ins are needed.” The rep’s explanation squares with the current understanding among players about what’s happening. A multi-day mystery A post last Friday by YouTuber Lance MacDonald spread awareness over the 30-day timer. Quickly, players began stress-testing the system, removing a battery within their PlayStations and checking what would happen if their systems were offline past the timer window. They noticed that setting a PS4 or PS5 to be the “primary” console—a common Sony-authorized method to retain rights to a digital game—wasn’t overriding the 30-day limit. On Tuesday came the breakthrough: A gamer called Andshrew on the Resetera forums posted the results of some tasting. They found that digital games purchased on PS4/PS5 after some time in mid-April would get a 30-day timer that could then be removed and replaced with a perpetual license that would allow the game to be played offline. The transition to the perpetual license occurred some number of days after the digital game was purchased and the system was connected to the internet. They believed that a PlayStation’s online check-in would trigger the license change no sooner than 15 days after the user had purchased the game. This synced with the theory that Sony’s new system is related to the 14-day window that PlayStation users have to request a refund for digitally purchased games. The new timer/check-in system could be a way to defeat some exploit in that refund system, some users theorized. Game File is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe In a follow-up, I asked the Sony rep if the 15-day timeline is accurate or if the perpetual license can be activated sooner after purchase. If they share more, I’ll update this post. Sony has not said why they’ve introduced the timer and whether it is designed to stop people from exploiting the refund system. But their explanation suggests that this new DRM method should not result in long-term loss of access to digitally purchased games, just because a PlayStation is offline for a month or Sony’s servers are down. Xbox flashback For many some gamers, the initial reporting of the 30-day timer conjured memories of Microsoft’s disastrous May 2013 announcement of the Xbox One, which was going to require an internet-connected check-in once a day, lest your games become unplayable.1 After widespread backlash, Microsoft abandoned that plan, ahead of the Xbox One’s launch. 1 Fun fact: That 24-hour check-in detail was my scoop from an interview I had that day with then-Xbox exec Phil Harrison. I was EiC of Kotaku at the time and rushing from one Xbox One preview appointment on Microsoft’s campus to another. I phoned the news in to reporter Jason Schreier, who wrote it up for the site.
China's Nvidia rival Moore Threads plunges 20% after share unlock
The selloff is a sharp reversal for one of the biggest winners from China's AI frenzy.
Scientists overturned hundreds of rocks in Barbados and finally found the world's smallest snake after 20 years
After nearly 20 years without a confirmed sighting, scientists in Barbados have finally rediscovered the world’s smallest-known snake. According to the Associated Press, the tiny Barbados threadsnake was found beneath a rock during an ecological survey in central Barbados, bringing an end to a search that had seen researchers turn over hundreds of rocks in the hope of finding the elusive reptile.
Are Madison's vintage shops Gen Z's new small-business boom?
These entrepreneurs in their 20s are selling old-school threads in physical stores, proving that online isn't the only way.
Threads is developing in-message games
Launching in-message games would give Threads an edge over competitors like X and Bluesky, which don’t offer built-in games.
Bluesky finally adds Drafts
The move comes as Bluesky’s competitors, X and Threads, have long supported drafts.
iPhone 18 Pro First Impressions: What Do You Think So Far?
It's been a little over a week since the iPhone 18 Pro models launched, and we want to hear from MacRumors readers. What do you think of Apple's newest iPhones? If you upgraded from an older phone, was it worth it? What about upgrading from an iPhone 17 Pro? What problems are you running into? Anything you love so far? MacRumors readers have already been sharing early opinions on the MacRumors forums, and there are interesting discussion threads to read through.
Throwback Threadsday: West Virginia
As the Iowa State Cyclones face off against the West Virginia Mountaineers for the 13th time in series history at 11 a.m. CDT Saturday, gridiron rivalry and uniform history collides. Let’s turn back the clock on the visual identity of the Riot Bowl. 2012 – 31-24, West Virginia 2013 – 52-44 (3 OT), Iowa State 2014 […]
Bungie's Last 'Destiny 2' Update Is a Bittersweet Blast
The 'Monuments of Triumph' update lets 'Destiny 2' go out on its own terms, tie up some threads, and lay crumbs for a hopeful return.
OpenAI's first branded hardware is... a light-up keyboard?
The Codex Micro is designed to monitor multiple agentic threads at a glance.
Ford Has 5.2 Million Connected Work Vehicles. The Real Business Is What They Know
Ford Pro threads operations together across vehicles, financing, and service to support and help businesses be more productive.
‘Reading Rainbow’ Host Mychal Threets Shares Health Update After ‘5-Day Psychiatric Hold,’ Says Doctors ‘Saved My Life’
Mychal Threets revealed in a video on Threads on Aug. 22 that he was hospitalized for five days on a ‘psychiatric hold’ and thanked medical staff for saving his life.
Entertainment this week: Alpenglow Speaker Series, Ozomatli, Pickle Barrel and more!
Friday, January 2 Alpenglow Sports Winter Speaker Series x Chris Benchetler – Illuminating the Threads of Connection – 6 p.m., 415 N Lake Blvd.. The Alpenglow Sports Winter Speaker Series presented by the North Tahoe...
New OMB rule could break science in the United States
The drug that saved your mother. The treatment your doctor recommended. The clinical trial that bought someone you love more time. None of it was inevitable. It required a system built to operate outside politics and sustained over decades, because science doesn’t operate on the timeline of a politician. That system is now under direct threat. The Office of Management and Budget (OMB) has proposed a new rule to regulate all federal grants, not just science, but housing, education, defense, NASA and everything in between, that would fundamentally change how research is conducted in the United States. There have been a lot of fires in the past 16 months, and if everything is an emergency, nothing is an emergency. But this is a very big deal. These rules would strip away the independence that has kept science from becoming a political tool. The good news is there’s still something we can all do. How the grant system was designed to work When I was a new faculty member, I was full of millions of ideas, so I sat down and wrote an NIH proposal. I worked on it for months and thought it was so good. Then I sent it to my mentor. It came back covered in comments. Places where my reasoning wasn’t as airtight as I’d thought, methods that could be stronger, gaps in my thinking that I had been too close to the work to see. It stung, as honest feedback always does, but peer review almost always makes the work better. In fact, it’s the backbone of how American science has functioned for generations. At NIH, submitted proposals go to a panel of scientists who have experience in the field. These are the people who can read research methods and spot their weaknesses, who understand when an experiment is designed well and when it isn’t. Applications are scored rigorously, and often only the top 3-20% of proposals receive funding. The people making funding decisions are required to justify them based on these reviews. To be clear: this is not a perfect system, and good science still goes unfunded more often than any of us would like due to limited resources. There is also criticism that peer review may undervalue bold ideas that are risky but could have high payoffs. But the peer review system is nonetheless a meaningful part of the grant selection process. While thoughtful and careful changes could improve the system, the changes being proposed by OMB will not make things better. The rule that could change everything Through this OMB proposal, the system that helps decide what gets funded is being dismantled. There are many troubling elements buried in this proposal, but three provisions stand out in particular. Each would be damaging alone. Together, they would change what kind of science gets done in America, and who it serves. 1. Political appointees would decide which science gets funded, and peer review would be explicitly sidelined or ignored. The guidelines your doctor follows, the standards that determine what’s in your air and water, the drugs that get approved for your family: all of it starts with a funding decision. Right now, that decision is made by scientists who can evaluate whether the work is actually sound and whether it could move the needle forward. Under this proposal, funding decisions could be made by political appointees. The careful, expertise-driven review process that shapes grant funding would be effectively sidelined. That means that a poorly designed study could get funded simply because someone in a political office liked the sound of it, while rigorous, important work doesn’t get funded because it no longer aligns with the administration’s priorities. In other words, critical work that benefits all of us could now be missed just because it has become politically inconvenient. 2. Grants could be canceled at any point, without warning, in the middle of ongoing work. Say your tax dollars have been paying for a cancer study for two years. The grant was awarded for five years, so the team is mid-experiment. There are three additional years’ worth of answers that could change how the disease is treated for hundreds of thousands of people. With this new rule, the federal government could cancel the remaining funding tomorrow, walk away from the commitment it made with your money, and have no legal obligation to finish what it started. This is a huge waste of money. There are rarely other sources of funding for this work, which means the team, the graduate students, postdocs, and research staff who have dedicated years of their careers to this project could lose their jobs. Patients who have contributed their time to studies may not see it turn into useful learnings for others. Every hour of work already completed could result in nothing useful. Science can take decades to get to tangible outcomes. It needs a stable funding system to flourish. 3. Researchers would have a harder time communicating their findings without pre-approval from the federal government. There is a saying from Sir Mark Walport: “Science isn’t finished until it’s communicated.” Science is no use to anyone if it is kept locked away in the labs that produced the data. The proposed rule could make communicating research findings harder in a number of ways: Make it harder for scientists to widely share their findings in scientific journals. Publication costs, including journal fees that allow for broad public access, could not be paid for by federal funds which is often how scientists pay these costs. Restrict researchers from engaging publicly about how their findings should inform policy or public health guidelines. This would restrict scientists from doing the work that transforms years of lab work into decisions that actually affect people’s lives. Make it harder for scientists to attend conferences. Conferences would now need to be approved by the federal agency at the time of grant award. This disadvantages conferences or publications that are not politically aligned. Conferences are a key way in which scientists learn about work happening in their field so they can collaborate and build on each other’s findings. What good is science with a muzzle? The long-term impact These changes could (and hopefully would) be reversed under the next administration. But by then, damage has been done. Once projects are halted or denied funding by political appointees, people leave their science careers for other paths or even leave the country to do their amazing science elsewhere. You cannot pause a scientific study the way you pause a subscription you decided isn’t useful anymore. You cannot freeze a research team that depends on salaries to feed their families, causing a scramble for replacement funding that, in most cases, simply does not exist. When the money stops, everything stops, and all the work in progress and its potential are lost. Despite all of the language about reducing waste, fraud, and abuse, this new proposed rule increases the administrative burden tremendously. Every researcher watching this unfold will make a rational decision: don’t start anything that will take a decade to finish. This includes not building a team around funding that could vanish, or asking the big questions that need patience and stability to answer. The most consequential science, the kind that produces the treatments and the breakthroughs that reach your doctor’s office twenty years from now, is exactly the science that would be abandoned first. This is still a proposal, so we can all do something Some worry this rule is already a done deal. But by law, OMB is required to open a public comment period. Those comments matter because they inform members of Congress, they can be used in litigation, and they create a public record. So here’s what you can do: Submit a public comment. The public comment period on this proposed change is open until July 13. Anyone can submit a comment, and OMB is required to respond to substantial ones. Each comment must be different to count as distinct; identical comments will be counted only once. Comment as an individual, not on behalf of your organization. Here’s a full resource to help you, with useful examples, but in general: Share a story about how science or federal funding has benefitted you or is involved in your work. Are you or someone you loved a cancer survivor? Do you know someone with Alzheimer’s? Have you received NIH/NSF or other federal funding? All of these can be stories you use to highlight why you care. Explain why you’re worried about these proposed changes. You can use the wording found here or in other resources to help you. Ask them to withdraw this proposed rule. Contact your elected representatives. Congress allocates money to federal agencies to spend, and it has oversight of how that process works. You can let your representatives know this proposed change concerns you and ask them to intervene. There are levers they can push that can help at this moment. Let others know why federal funding matters. This isn’t just about science, but ALL federal grants, including for education systems, defense projects, and more. The process, including the importance of federal funding, is invisible to many. We can all make it more visible by sharing how science benefits us and why we value it. You can also share this article, or any of the resources linked here, to help spread awareness! Bottom line We are quickly losing ground in scientific research in the U.S. More changes, like the proposed rule by OMB, would decimate our ability to conduct research here, leaving us all worse off: fewer treatments for pancreatic cancer, less research on pollution impacts, fewer answers for patients with rare disease, and more unaddressed health needs. The impact will be very real for all of us, regardless of where we stand politically. Using our voices for science is more important than ever. Love, LM Big thanks to Dr. Megan Ranney for reading this over and providing brilliant insights, as always. Dr. Liz Marnik, PhD, is Executive Director of The Evidence Collective at YLE and a science communicator and immunologist working at the intersection of public trust, science, and public health. You can find her on Substack, LinkedIn, Instagram and Threads. Your Local Epidemiologist (YLE) comprises a team of experts, ranging from physicians to immunologists to epidemiologists to nutritionists, working together with one goal: to “Translate” ever-evolving public health science so that people are well-equipped to make evidence-based decisions. The YLE suite of newsletters reaches over 475,000 people across more than 132 countries. This newsletter is free to everyone, thanks to the generous support of fellow YLE community members. To support the effort, subscribe or upgrade below: Subscribe
AI needs science’s search history
“Actually, that’s where the gold is,” said Alasdair Russell, my graduate school friend who leads a pre-clinical genome editing group at Cambridge. He was talking about the winding road of science that is omitted from published papers. “When you’re discussing how to do the experiment, and why this way is better than another way, and what does the data really mean? I know what it shows, but what does it mean?” At RAAIS 2026, he described how his group has begun logging the twisting path of discovery as it happens, recording the verbal and written exchanges that normally disappear. Ideas become nodes in a living graph: they branch when a meeting produces two plausible experiments, merge when separate lines of evidence converge, and go dark when someone quietly stops pursuing them. In his implementation, one agent scores novelty, while another tries to learn “how scientists think and how they navigate through a complex world of data,” so that high-potential nodes can trigger deeper investigation. As frontier AI labs deploy agents toward scientific discovery, giving AI authentic scientific taste remains a trillion-dollar dilemma. The bottleneck is that the record we have kept for centuries of science might be insufficient to get us there. The experiments that never make the paper Peter Medawar, 1960 Nobel laureate and “father of transplantation,” asked in 1963 whether the scientific paper was a fraud, and answered yes: the form of the paper misrepresents the thinking that produced it. Sixty years on, the diagnosis is unchanged. A paper presents a clean progression from hypothesis to result to conclusion. Lost along the way are the unconventional theories, the abandoned or unaffordable methods, and the underwhelming and inconclusive data. It reads like a browser history with every dead end deleted: the ten open tabs, the four rephrased queries, the wrong turn down a subforum. All scrubbed, leaving one clean path from question to answer as the canonical path. What has changed since then is that the discarded material is now worth something. No high-impact journal wants these artifacts, but raw trial and error is the most likely source of the training data required to develop scientific intuition, or what researchers call taste. Earlier attempts to capture the discards were motivated by scientific integrity. The Journal of Negative Results in Biomedicine launched in 2002 to publish rigorous studies that disputed established models or exposed ineffective treatments. Its archive preserved negative conclusions after they had become papers, rather than the live alternatives and arguments that produced them. BioMed Central closed it in 2017, saying the mission had been served now that other journals publish null results. A less generous reading is that in fifteen years it published around 200 papers because almost nobody wants to read a negative result, let alone write one up when it will not count toward academic tenure. AI models are different. Even an uninteresting negative result can be useful, provided it is labeled. Earlier this year, Anthropic put a version of this to the test. The company pulled 129 decision points from real Claude Code sessions between January and March 2026, showed models the work up to a human detour, and asked what should happen next. Claude Mythos Preview beat the human choice 64% of the time, while Opus 4.5 managed 51%. The comparison was tilted toward the models because Anthropic deliberately chose moments where the human decision had room for improvement. On 127 further scenarios where the human action was already strong, the models improved on it only about 20% of the time. The study was possible because Anthropic’s researchers work inside a tool that logs by default. The reasoning, detours and outcome are produced in the same working environment. Biology has no equivalent. Its reasoning happens in hallways, at benches, in Slack threads and on whiteboards, while the outcome arrives weeks later somewhere else. The record has to emerge from the work itself. Ask scientists to reconstruct it afterwards and we’ll create another polished account. Subscribe A log is not a label Before any of this becomes training data, a negative result has to say what failed. The first paper published in the Journal of Negative Results in Biomedicine examined 234 negative studies across five leading medical journals. Only 30% discussed statistical power, and half clearly defined a primary outcome. Tell a model an experiment failed, without telling it whether the assay was underpowered, a reagent had degraded, or the hypothesis was simply wrong, and it will learn noise with confidence. Decision histories have a second missing label too. When a lab considers five experiments and runs one, only the chosen branch returns an outcome. The other four are experimental counterfactuals. Researchers call this the selective labels problem: the data reveal results only for the actions someone chose to take. Such a record can teach a model to imitate a lab’s taste, but it cannot establish that the taste was good. It also smuggles local constraints into general lessons. A lab that never ran cryo-EM because it did not own a microscope teaches a model that cryo-EM is rarely the right call. Alasdair’s nodes preserve the candidate set, which is the necessary first step. To be useful, each decision record needs six fields: The evidence available at that moment, and nothing that arrived later. The candidates considered, including the ones dismissed in a sentence. For each candidate: the expected result, the confidence attached to it, and the cost in time and money. The route chosen, and the reason. What happened next. How the evidence changed the scientist’s view. These must be timestamped before the outcome, because hindsight turns uncertainty into inevitability. Disagreement also has to survive. Averaging three scientists into one clean rationale reproduces exactly the information loss we are trying to fix. But there is an obvious failure mode here. Once decisions are logged and scored, people log for the record post-facto. Anyone who has watched an electronic lab notebook fill up with retrospective tidying knows how quickly a research tool becomes a compliance exercise. A record that costs a scientist ten minutes of honest reflection per decision is worth far more than one that costs an hour of performance. A publication initiative called Registered Reports offers a useful starting point. Here, researchers submit their rationale, methods and analysis plan for peer review before the data exist, and the journal commits in principle to publish if they follow the approved plan. Nature has now expanded the format across every field it covers. This approach to paper writing timestamps intent before the outcome, but it freezes one plan. A useful search history must also preserve how the plan changed, which alternatives were rejected, when, and on what evidence. Subscribe Run the runner-up Autonomous labs show what happens when decisions and outcomes are connected in a loop. Liverpool’s mobile robotic chemist ran 688 experiments over eight days in a ten-variable formulation space. A batched Bayesian search used each result to choose the next experiments and found photocatalyst mixtures six times more active than the starting formulations. Every completed experiment changed what the system did next. The robot optimized within a goal and search space that humans had already chosen. It did not decide which scientific question mattered. So what this work demonstrates is narrower, but still useful: a search history pays off when the options return standardized outcomes quickly. Open-ended biology is harder because branches can take weeks and the discarded alternatives may never be run. Some exploration therefore has to be bought. Where two branches are plausible and the stakes justify the cost, a lab should sometimes run the runner-up. Otherwise the record captures what today’s scientists usually chose and stays silent on what they systematically overlooked. A funder could ring-fence a small fraction of a grant for the branch not taken, provided that the decision record and the outcome are both deposited. That costs money, but so does having every lab rediscover the same abandoned path. Test whether taste transfers When it comes time to evaluate if our new AI system exhibits taste, the comparison should run across laboratories and fields. At selected decision points in a live research campaign, we should freeze the six fields: the evidence, the candidates, expected results, confidence, costs and the choice made. Experts then rank the options before the outcomes are known, and those outcomes are checked independently later. We could give models one of two diets - papers alone, or papers plus decision histories - and ask them to rank the next experiment on unfamiliar projects. Then, we score information gained per dollar and week, calibration, and how quickly weak branches are abandoned. If histories improve choices only inside the lab that produced them, they amount to useful organizational memory. If they improve choices on unfamiliar problems elsewhere, Alasdair’s group will have captured something science has never managed to write down: a transferable record of taste. Until that happens, a scientific search history is a promising record, not yet a training set.
Open Thread: Colorado Avalanche vs. LA Kings (8 p.m. MT)
I think we will do open threads a little differently this year, now that the new SB Nation app offers real-time updates! We will still drop the need-to-knows here (lineups, where to watch/listen, etc.), but we’ll keep it brief early and update as the game progresses! It’s been 127 days since the Colorado Avalanche last […]
Please Stop Conflating Sports Betting Handle With Spending On Entertainment
Editor’s note: The Cashout for paid subscribers will publish on Tuesday. Every September there’s a huge uptick in how much people bet on sports with the start of football season. Which means it’s time to get ahead of a ridiculous narrative before it picks up steam on social media or in mainstream media. Subscribe Every few months I see some version of this: [ Charlie Bilello@charliebilello Americans bet over $165 billion on sports last year, which is more than they spent on movies, books, concerts and sports tickets - combined. 1:00 PM · Jun 28, 2026 · 4.1M Views 258 Replies · 674 Reposts · 4.23K Likes ](https://x.com/charliebilello/status/2071217050328895935?s=20) Fortune published this in July. The headline and start of the story tell the same narrative (emphasis added): Gambling becomes America’s favorite pastime as Americans spend more on sports bets than movies, arts, museums, and music combined: The North American box office totaled $8.87 billion in 2025, which is still 22% below pre-pandemic levels. Recorded music revenue hit a record $11.5 billion. Live music like concerts and festivals brought in $18.51 billion. Meanwhile, book publishers tracked by the Association of American Publishers reported $14.6 billion for the year. And the U.S. museum industry generated an estimated $16.4 billion. Add it up and the total comes to roughly $70 billion, which is less than half what Americans wagered on sports. The story, to its credit, goes on to tell us why sports betting is entirely different, although people who only read headlines will miss that nuance. (The tweet above definitely skips over the nuance.) I will mostly be preaching to the choir here, but it’s worth saying out loud: Wagering money on sports is not the same thing as spending on entertainment from a financial perspective. When you spend money on a movie or concert ticket, that money is gone. You exchanged money for an experience. It’s a good trade! I get to have fun for “x” dollars. (Unless the movie sucks, I guess.) When you bet money on sports, the money is not necessarily gone every time you wager it. It could be gone, but sometimes it’s not and you actually get more money back! That’s not “spending” money or something you should try to compare directly to entertainment spend. A far better comp would be how much people lose at sports betting. That number was more like $17 billion in the US last year, at least for state-regulated sportsbooks. Why are we trying to equate handle and entertainment spending? I dunno. It makes for splashy headlines, I guess. Now, people should be betting for entertainment, and not because they expect to win in the long term; no doubt about it. Anyway, here’s hoping I don’t see people saying Americans “spent” hundreds of millions of dollars on sports betting this fall. Mindway AI and DraftKings Expand Responsible Gaming Drive with Launch of Gamalyze American Football In time for the NFL kickoff, Mindway AI has expanded its partnership with DraftKings to launch Gamalyze American Football the second title in the neuroscience-based Gamalyze Sports collection. Following the success of Gamalyze Football (soccer) during the FIFA World Cup, this gridiron-themed update replaces static questionnaires with immersive, stadium-inspired gameplay. Backed by 10+ years of Aarhus University research, Gamalyze evaluates real-time decision-making to deliver instant, unbiased player risk assessments. Integrated into DraftKings’ platform and nationwide activations, it engages fans when excitement peaks. Ready to upgrade your player protection? Contact Mindway AI to try Gamalyze Sports today. Gambling news roundup 🚨The important stuff 1st NFL Sunday of Season ‘Champagne-Popping Day for Bettors’ (Covers): “The first NFL Sunday of the season was a champagne-popping day for bettors, while the book was left cleaning up the corks,” Caesars’ head of football Joey Feazel said prior to the Sunday night game. “Caesars Sportsbook reported that Detroit’s Jahmyr Gibbs, Baltimore’s Derrick Henry, Indianapolis’ Jonathan Taylor, and Atlanta’s Bijan Robinson were among the top five most-bet players to reach the end zone, and all of them cashed tickets.” [ Ben Fawkes@BFawkes22 A @CaesarsSports oddsmaker on how Week 1 has gone so far: “The first NFL Sunday of the season was a champagne-popping day for bettors, while the book was left cleaning up the corks.” ➡️8 of 10 most popular anytime TD scorers cashed 1:31 AM · Sep 14, 2026 · 276K Views 16 Replies · 16 Reposts · 615 Likes ](https://x.com/BFawkes22/status/2099310001927995849?s=20) 🔍 Are we already getting a “customer-friendly results” narrative in Week 1? NFL Commissioner Roger Goodell spoke with CNBC about the prediction markets industry: “We think that there needs to be stronger regulations into the predictive markets,” Goodell said. “We want to see that to protect the integrity of our game. We want to make sure we’re protecting the consumers that are on those platforms for the NFL. So, we’re continuing to have conversations with them and talk to them about the things that we think they need to do to strengthen that so that they could be potential partners at some point in the future.” More on the NFL + PMs: [ Straight to the Point Quid Pro Quo The NFL has asked Kalshi and other prediction markets to remove certain easy to manipulate markets. Does a potential partnership hang in the balance… Read more 6 hours ago · 19 likes · Steve Ruddock ](https://straighttothepoint.substack.com/p/quid-pro-quo?utm_source=substack&utm_campaign=post_embed&utm_medium=web&embedding_publication_id=1472492) Kalshi was on my podcast?: Kalshi was on my podcast [ The Event Horizon Episode 32: Talking Prediction Market Enforcement With Kalshi’s Robert DeNault Kalshi? On my podcast? Yep… Listen now 5 hours ago · 6 likes · 1 comment · Dustin Gouker ](https://nexteventhorizon.substack.com/p/episode-32-talking-prediction-market-enforcement-kalshi?utm_source=substack&utm_campaign=post_embed&utm_medium=web&embedding_publication_id=1472492) DraftKings Enhances Responsible Engagement Efforts With New Customer Initiatives, Tools and Education (press release): DraftKings Inc. today announced a series of new initiatives designed to promote responsible engagement and increase awareness and use of the tools and resources to help customers make informed decisions and engage responsibly. The efforts include a new digital advertising campaign featuring Kevin Hart and Nick Jonas that promotes responsible engagement, a PGA TOUR sweepstakes that promotes customer engagement with responsible engagement features, the launch of Gamalyze American Football in collaboration with Mindway AI, and new custom cool-off options that give customers enhanced flexibility when choosing a cool-off period. The initiatives build on DraftKings’ commitment to making responsible engagement an integral part of the customer experience and providing players with accessible tools and resources that help them make informed choices about their gaming experience. “At DraftKings, responsible engagement is embedded in how we operate and is essential to building trust with our customers and our long-term sustainability,” said Lori Kalani, Chief Responsible Gaming Officer at DraftKings. “We’ve continued to invest in tools and resources that give customers enhanced access to information about their play and more choices for managing how they engage. From My Budget Builder and My Stat Sheet to player-set limits and new custom cool-offs, we’re continuing to evolve our approach while promoting awareness and use of the tools and resources available to help customers play responsibly.” … DraftKings is launching a new digital advertising campaign featuring Kevin Hart and Nick Jonas that continues the pair’s road trip and promotes responsible engagement and awareness of the tools and resources available to help customers make informed choices about their gaming experience and engage responsibly. The campaign was initially launched on Sep. 10th and will reach customers through digital channels, bringing responsible engagement messaging to fans in an engaging way. bet365 Launches “The Matchup,” a New Weekly Video Podcast Hosted by Super Bowl Champions Chris Harris Jr. and Emmanuel Sanders (press release): "bet365, a global leader in online sports betting and gaming, today announced the launch of “The Matchup,” a new weekly video podcast hosted by former Super Bowl Champions Chris Harris Jr. and Emmanuel Sanders. Featuring current and former NFL players, the original series marks a significant, intentional investment in football as bet365 works to become a go-to destination for U.S. bettors throughout the season. “The Matchup” premieres September 10, with new episodes released weekly in both video and audio formats. Full episodes will be available on YouTube, Apple Podcasts, Spotify and wherever podcasts are available, with clips and additional content rolling out across YouTube, X, Instagram, Facebook, Threads, and TikTok. The show is being produced by Last Row Digital Media. Each week, Harris and Sanders will be joined by guests from across the game to break down the biggest NFL matchups, unpack the latest league news and share perspectives that go beyond the box score. By bringing together two former players with distinct perspectives and firsthand experience, “The Matchup” will give audiences timely context and a deeper understanding of the teams, players and storylines shaping the week ahead. “Every great football conversation starts with a matchup—who has the edge, what everyone is overlooking and what could change the game,” said Chris Harris Jr. “Emmanuel and I have experienced the game from different perspectives, and we want the audience to feel like they are part of the conversation and leave every episode knowing more about the week ahead.” Today’s iGaming companies face new litigation threats as expansive consumer protection statutes spark lawsuits with sky’s-the-limit aspirations, sometimes backed by private funders. Clients of Ifrah Law have a staunch defender in Robert Ward – an agile litigator and case tactician who responds to the changing state of play with creative legal defenses and efficient case-closing strategies. Robert draws on federal clerkship experience and appellate defense work to advise iGaming clients on litigation exposure, white-collar risk, and regulatory defense across multiple jurisdictions. Read More: Robert Ward on Helping iGaming Clients Outmaneuver Lawsuit-Obsessed Adversaries 🔮 Prediction markets Update on legal action in Connecticut: [ Daniel Wallach@WALLACHLEGAL Connecticut says gaming service license holders which received subpoenas over sports prediction markets “are not under investigation” by the @CTDCP but may possess information that could assist the state “in evaluating the conduct of prediction market platforms.” 2:31 PM · Sep 13, 2026 · 844 Views 5 Likes ](https://x.com/WALLACHLEGAL/status/2099143914271670576?s=20) American Gaming Association Opposes CFTC Bid to Block New York Prediction-Market Enforcement (DeFi Rate): “The brief points to the Ninth Circuit’s Aug. 28 decision in KalshiEX LLC v. Assad, which the AGA says supports New York’s authority to regulate sports contracts as gambling. It also cites Kalshi advertising, product comparisons and reporting on Kalshi’s sports volume to argue that the economic product resembles a sportsbook wager more than a conventional financial hedge.” [ Daniel Wallach@WALLACHLEGAL AGA intervenes in CFTC v. NY case to oppose CFTC request for preliminary injunction, says the CFTC’s arguments “obfuscate a simple truth: prediction markets offer sports betting.” Highlights CA9 decision, @DustinGouker (6x), and $1.32 billion in OSB taxes for NY (0 from PMs). Daniel Wallach @WALLACHLEGAL High stakes hearing on Monday in CFTC v. New York State. If SDNY judge Lorna Schofield denies the CFTC’s motion for preliminary injunction, the New York AG would have a clearer path for securing a state court geofencing order against Kalshi, Coinbase, and Gemini Titan. 2:08 AM · Sep 13, 2026 · 4.78K Views 1 Reply · 2 Reposts · 8 Likes ](https://x.com/WALLACHLEGAL/status/2098957043474280584?s=20) Gaming Commission remains member of gambling council after questions raised over ties to Kalshi (Mass Live): “The Massachusetts Gaming Commission will not follow the leads of gaming regulators in Ohio and Michigan and drop ties with the National Council on Problem Gambling over its new association with Kalshi.” Sponsor’s messageTrusted Voices: Conversations About Betting is designed to equip adults, including parents and coaches, with tools and resources to talk to young people about gambling, including information on warning signs, risks and proxy betting. The program is led by retired professional basketball player Randy Livingston and his wife, basketball agent Anita Smith, who share their personal stories related to problem gambling, with the hope of preventing others from experiencing similar harms. Learn more and join the conversation here. 📣 Industry news Gaming M&A: Latest Mergers, Acquisitions and Deals (SBC Americas): “But what else is happening in the world of gaming mergers, acquisitions, investments, and partnerships? Here, we round up some of the news you might have missed.” BetMGM Named Official Sports Betting and Online Casino Partner of the Minnesota Vikings in Canada (press release): BetMGM, a leading iGaming and sports betting operator, announced a multi-year partnership with the Minnesota Vikings, naming it the Official Sports Betting Partner and Online Casino Partner of the team in Canada. The agreement gives BetMGM rights to use Vikings marks across approved sports betting, online casino and marketing activities in Canada. In addition, Vikings Big Kick LuckyTap™, a casino game by Design Works Gaming, is available now exclusively at BetMGM Casino in Alberta and Ontario. “Vikings fans bring a level of passion and loyalty that extends well beyond game day,” said Matt Prevost, Chief Revenue Officer at BetMGM. “As the home of one of the largest collections of sports-themed casino content in North America, BetMGM is uniquely positioned to combine sports fandom with iGaming. We are eager to start football season off strong with another fantastic partnership especially as we expand our reach in Canada to Alberta.” Martin Nance, Minnesota Vikings Chief Marketing Officer, said, “As we continue to deepen our connection with Vikings fans across Canada, we’re proud to welcome BetMGM as the team’s official sports betting and online casino partner in Canada. Their commitment to innovation and fan engagement aligns well with our organization, and we’re excited to create memorable experiences that celebrate Vikings football and connect with Canadian fans in new and meaningful ways.” Caesars Entertainment Launches Ball Rush Jackpots™ in New Jersey,the Latest Proprietary Online Title from Empire Creative™ (press release): Caesars Entertainment, Inc. (NASDAQ: CZR) (“Caesars”) today announced the launch of Ball Rush Jackpots™, a new ball-and-peg style online casino game developed by Empire Creative™, the Company’s in-house game development studio. Now live in New Jersey across Caesars Palace Online Casino, Caesars Sportsbook & Casino and Horseshoe Online Casino, Ball Rush Jackpots is expected to become available in additional jurisdictions where Caesars offers online casino gaming following regulatory approval. The title expands Caesars’ growing portfolio of proprietary online casino titles, following the successful launch of Ca$hline™ earlier this year and further diversifying the Company’s lineup beyond traditional slots and table games. Ball Rush Jackpots follows the traditional ball-drop gameplay experience where players drop a ball down a board filled with pegs to land in a prize slot. As balls navigate independently through a field of pegs, every drop creates new opportunities to collect feature symbols, unlock bonuses and pursue jackpots, delivering a different experience with every round. “Ball Rush Jackpots delivers a different kind of casino experience for our players, combining easy-to-understand gameplay with meaningful customization, exciting bonus opportunities and jackpot potential,” said Matthew Sunderland, Senior Vice President and Chief iGaming Officer at Caesars Digital. “As we continue expanding our proprietary content portfolio, we’re focused on creating games that are simple to pick up, rewarding to revisit and designed around the features players enjoy most.” Bally’s Corporation Secures New Financing to Support the Development of the Bally’s Bronx Project (press release): Bally’s Corporation (NYSE: BALY) (“Bally’s” or the “Company”) announced today that it secured new financing led by WhiteHawk Capital Partners, LP to fund further development of the Bally’s Bronx project and general corporate purposes. The new financing comprises closing date term loan commitments in an aggregate principal amount of $400 million and delayed draw term loan commitments in an aggregate principal amount of $160 million (together, the “Facilities”). … Bally’s Chairman of the Board, Soo Kim, commented, “This important financing allows us to progress the pre-construction planning process so that we are ready to complete the remainder of the capital raise and remain on schedule. Furthermore, the additional liquidity provides us greater flexibility for other capital opportunities.” WORLD JAI ALAI LEAGUE LAUNCHES CENTENNIAL SEASON AND ENTERS NEXT CHAPTER IN MIAMI (press release): The World Jai Alai League will open its 2026 fall season on Tuesday, September 15 at Miami’s JAM Arena, beginning a milestone season that marks 100 years since professional Jai Alai first arrived in Miami. Season X, the tenth season of the Battle Court team-based competition launched in 2022, will also be the first since entrepreneur and sports asset investor Rob Gough acquired the World Jai Alai League in August 2026. The acquisition marks the beginning of a new chapter for the league. World Jai Alai League will maintain the existing Battle Court competition and operating format, with Chief Operating Officer Scott Savin overseeing Season X. Gough and his team will use the coming months to listen to players and fans, evaluate opportunities across the league, and execute plans for a broader evolution of Jai Alai’s presentation, live experience, media, marketing and commercial strategy beginning in 2027. “This is a really unique moment for Jai Alai,” said Rob Gough, Owner of the World Jai Alai League. “We have a sport with more than 100 years of history in Miami, extraordinary athletes and incredible speed, but I also believe there is enormous untapped potential.” bet365 reveals most popular online slots in 3 US states in August (SBC Americas): “In its monthly Gaming Insights and Performance report, growing online casino operator bet365 tracks player trends and game performance in online slots across its North American online casino markets.” The Closing Line is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe
Claude Code is coming to Slack, and that's a bigger deal than it sounds
Anthropic launches Claude Code in Slack, letting developers delegate coding tasks from chat threads. It's part of a shift toward AI-embedded collaboration that could reshape software workflows.
AMD Ryzen 7 7700X3D 4.5 GHz "3D V-Cache" CPU Review: The Budget X3D Champ For AM5
AMD's Ryzen 7 7700X3D features 8 cores, 16 threads, 96 MB cache, & costs $329, offering strong gaming performance with 3D V-Cache technology.
NCAA Tournament: Cinderella’s not ‘dead,’ she’s just sporting new threads
Cinderella entered the portal. Now she's built different.
Rihanna turns heads at Paris Fashion Week with daring suit look
Rihanna is always "Phresh Out the Runway," and she has the threads to prove it. The Grammy-winning pop star and beauty mogul turned heads with her appearance at the kickoff
All the Liquid Glass Changes in macOS Golden Gate
When Liquid Glass launched in macOS Tahoe, Apple faced criticism over how the design looked on the Mac. Some people felt that Liquid Glass in macOS Tahoe was an afterthought with little impact from the design update, while others had issues with contrast, readability, rounded corners, and design consistency. There were long complaint threads on the MacRumors forums and on Reddit, and some people refused to update.
14 years after being announced, Star Citizen hits $1 billion in funding.
Announced over a decade ago in 2012, and still floundering in Early Access with no release date in sight, Star Citizen keeps raising money, somehow. According to the funding page, it has now officially crossed the $1 billion mark. [Media: https://www.threads.com/@wario64/post/DYuqFGtGiQc?xmt=AQG0ina5TU2eMHAqf8D67F8GEa7iRI6CPEhaxYPeNO9jVedIr6EJBwqCtZm5OMl8tnQeYqyg]
‘They saved my life’: Ochsner Health patients share stories of hope and healing
Louisianans turn to Ochsner Health when it matters most. Each situation is different, yet Ochsner patients share common threads – hope found during difficult moments, a team approach and care
Trees are connected by fungal threads beneath the soil, trading carbon and chemical signals in ways scientists are still arguing over — including whether a dying tree can pass part of itself into the forest before it goes
Beneath the forest floor, trees may be trading resources and secrets through fungal networks—but scientists are still feuding over how the system actually works.
Buffalo Bills Unveil New Nickey City Jerseys
Silver-gray threads meet a bold blue helmet in this long-awaited "Nickel City" reveal, featuring a minimalist logo design and glossy accents built for Buffalo’s upcoming campaign.
They Don’t Sell Whimsy On Amazon: The Politics Behind The Threads
Writer Anna DeBord encourages a closer look into the politics behind clothing.
Linux Finally Catches Up to Windows with a Game-Changing Performance Feature
For years, the Linux kernel’s scheduler has been world‑class at balancing loads, yet it missed a crucial, cache‑aware instinct. In modern multi‑core systems, that gap can turn into measurable latency, especially when threads bounce between cores that don’t share the same cache. A new upstream feature, often called Cache Aware Scheduling, is now set to change that equation. A cache‑savvy scheduler arrives At the heart of any OS, the scheduler decides which thread runs where and for how long. In modern CPUs, small private caches (L1 and L2) sit beside each core, while a larger Last Level Cache (LLC, typically L3) is shared among groups of cores. When a task migrates across LLC boundaries, its warm data may vanish from the cache, forcing slower trips to main memory. Cache Aware Scheduling keeps related tasks close to their shared LLC, reducing destructive migrations. By respecting cache topology, the kernel minimizes cold‑start penalties and preserves locality that many workloads desperately need. The result is less thrashing, fewer memory stalls, and more consistent throughput. "Keep tasks close to their data, and the system will keep performance close to its peak." Why this narrows the Windows gap Windows has long leaned on topology‑aware, cache‑sensitive heuristics, especially since the Windows 10 era. That advantage helped Microsoft handle hybrid designs with P‑cores and E‑cores, plus complex cluster and NUMA layouts. With cache awareness integrated upstream, Linux brings parity to this vital dimension, without sacrificing its trademark flexibility. The Linux approach remains deeply configurable, reflecting the ecosystem’s breadth across servers, desktops, and embedded devices. It layers atop existing NUMA‑balancing and energy‑aware logic, refining placement rather than reinventing the wheel. Crucially, it aligns scheduling with the hardware’s real shape, not just with abstract CPU counts. Real‑world gains and who benefits Early tests on Intel Sapphire Rapids platforms point to gains in the 30–45% range for select workloads. Those wins appear in cache‑sensitive tasks like in‑memory analytics, high‑thread compilation, and microservices with tight working‑sets. Games and latency‑bound engines can also feel steadier frame‑times, especially when threads share hot assets. The benefits extend to AMD’s 3D V‑Cache parts, where keeping threads near enlarged cache slices prevents needless misses. Hybrid x86 designs with performance and efficiency cores further profit when cache and core roles are scheduled in concert. Even handhelds running SteamOS can squeeze more out of limited power, translating cache locality into smoother play. Key advantages include: Lower end‑to‑end latency Fewer expensive misses to RAM Better multi‑socket and NUMA behavior Improved energy efficiency More predictable QoS under mixed loads Stronger scaling on dense servers Caveats, tuning, and rollout No scheduler change is purely free, and trade‑offs still exist. Favoring locality can reduce cross‑cluster balance if limits are set too tight. Likewise, fairness and utilization must remain healthy, especially under heterogeneous, bursty workloads. Linux’s implementation is designed to be measured and tunable, not a blunt instrument. It cooperates with energy‑aware scheduling for mobile efficiency, and with NUMA‑balancers on big iron. Expect architecture‑specific refinements as vendors surface richer topology hints and cache‑sharing maps. Upstream integration has begun, with broad distribution adoption likely over the next cycles. Many users will encounter the change through standard kernel updates in 2025–2026, depending on distro cadence. Server‑class kernels may enable or tune it sooner for targeted fleets where cache locality is money in the bank. How to think about performance impact Cache Aware Scheduling amplifies gains when your workload is both CPU‑bound and cache‑sensitive. Think tight inner loops, hot code paths, and datasets that fit snugly in shared LLC. It’s less dramatic for I/O‑bound services or memory‑hungry tasks that blow past cache capacity. Still, even modest locality improvements often translate into smoother tail‑latency, which is where user experience and SLAs typically break. Developers can further help by pinning related threads, batching work, and aligning data to reduce cross‑cluster chatter. The scheduler’s new awareness works best when applications expose good hints. The bottom line By understanding and honoring cache topology, Linux removes a subtle yet costly bottleneck. The kernel’s smarter placement keeps hot data hot and work near where it belongs. That narrows a long‑standing gap with Windows, while preserving the openness and tunability Linux champions. For gamers, creators, and operators, the payoff is practical: more consistent frames, faster builds, and snappier services. For the ecosystem, it’s another step toward hardware‑savvy scheduling that turns transistor complexity into real‑world speed. And for Linux itself, it’s a timely upgrade that matches today’s silicon with tomorrow’s expectations.
Coastal forces shape building sciences practice
When Built Environments relocated to Wilmington, the firm’s partners weren’t looking for the lazy tranquility one hopes for when on vacation. Instead, they sought sultry heat. They wanted to understand whipping coastal winds and punishing precipitation – the kind that tropical storms produce. That’s because how materials degrade can reveal a lot about how they can be improved. “We specifically chose the Wilmington market because it does fall within Climate Zone 3A, which is a coastal warm-humid climate,” said Jarrett Davis, who joined Built Environments in 2023 to lead the company’s building science practice. “There’s not a lot of product research in that climate zone, but there are a lot of structures here that get weatherized pretty severely.” Built Environments has provided building science, material testing and code compliance consulting for 25 years, ever since principal materials scientist Steve Doggett founded the company in Minnesota. “There are very few manufacturers that understand fully how their own materials and products work, whereas we know their shortfalls and their benefits out in the real world on jobsites,” Doggett said. “That’s why the original Built Environments was formed, to make buildings better.” He said the 15-employee company is just as comfortable on a jobsite, retrofitting a high-end beachside property, for example, as it is recreating some of the coast’s most intense weather conditions in the great indoors. The company operates an A2LA-accredited ISO/IEC 17025 mechanical testing laboratory on Wright Street. The year-old facility has expanded Built Environments’ in-house capabilities, Doggett said. “We’re able to simulate that hurricane wind (and) rain and perform structural and impact testing on wall assemblies, roof assemblies and glazing assemblies,” he said. “There are certain requirements that those windows and doors need to meet as far as wind ratings and pressure ratings and things of that nature.” Standard Glass Co.-Glass Depots, of Wilmington, is currently testing a new glazing system using Built Environments’ stress testing, the partners said. One method involves what’s called a “large missile cannon.” “We take 8-foot two-by-fours, and we shoot them at assemblies, so they have to withstand that impact,” Davis said. “It’s pretty cool to see, I’m not going to lie.” In many cases, the lab can run a full, wall-scale test of a product in a matter of weeks or months, whereas “it might take midrange manufacturers years,” Doggett said. “We’re nimble. We can cut that time in half.” The lab also develops intellectual property. Doggett, for example, shares a patent with Sustant LLC, of Minnesota, on a fastener patch to increase the air and water tightness within building envelopes. “We have too many ideas and not enough time,” he said. But the partners noted that they or their fellow principals – of which the company has four total, including a principal engineer and a principal codes and standards expert – could be anywhere on a given day, including in the courtroom providing expert testimony in contentious insurance cases. “Let’s say there is a fire on a structure,” Davis said. “We can analyze all the specific materials within that assembly – an exterior wall or something like that – because there are loads that require certain heat release. And so, we can measure each one of those materials, if need be, to say if this was likely or not a code-approved assembly.” Despite what can be inferred in a lab, the partners said nothing beats learning from how materials change over time under real-world strain. Take, for instance, the curious case of the creaking condo. “We recently had a customer that came to us trying to assess a sound issue of a roof. It was making noises that no one could explain or account for. How do you tackle something like that?” Doggett asked rhetorically. “There’s really no generally agreed-upon methodologies.” The problem turned out to be a faulty installation of a commercial roof system. “The building in this particular case was not local,” he said. “In the initial installation, the commercial roofing contractor installed the wrong fasteners in the wrong locations into the deck, and essentially the solar radiation was causing the building to move quite substantially early in the morning when the sun initially hit that assembly after a quite cool evening, causing the threads on the fasteners to kind of jump within the material, within the metal.” Built Environments designed an effective repair methodology that was within budget, the partners said. “We get the bizarre,” Doggett said. “I will say that’s something that has stayed the same over 25 years.” The partners said they are hiring, and that Cape Fear Community College is one of their main recruiting grounds. Davis and Doggett look for talented people who can understand traditional methodologies yet are open to on-the-job training and new understandings, they said. After all, it’s not just weather that can ruin a building. “My favorite saying is,” Davis said, “‘What are the eight most expensive words in construction? That’s how my daddy used to do it.’”
Community Focus: ReVersed Threads and the RI Small Business Village
If you’re looking for something unique to do this weekend, there’s a great opportunity to support to support local artisans and entrepreneurs.
Game #21 GameThread: Jays @ Diamondbacks
Game three of three with the Diamondbacks. I’m putting the GameThreads together before leaving on holiday, which seemed like a better idea before I started doing it. Normally, a GameThread is pretty quick and easy, but when you are doing 20-some in a row, it loses some of the fun. Thankfully, I’m near the end. […]
America 250: L.A. Threads its Fabric
A decade ago, fashion newcomer Ari Jogiel turned a hat-making passion project into a one-stop-shop garment factory. At his namesake full-package company,
Threads edges out X in daily mobile users, new data shows
Threads’ daily mobile usage has quietly surpassed X as Meta leans on cross-promotion, creator tools and fast feature rollouts — even as X faces fresh controversies
New issue: Mirrorlife | BBC Science Focus Magazine
Mirror life could end all life on Earth. That sounds dramatic, but senior biologists have raised the alarm about experiments happening all around the world. It sounds like something in a Doctor Who plot, but no – mirror life is a real possibility. So why do scientists want to create something that’s potentially apocalyptic? Well, it could also have huge benefits (think back to splitting the atom). The first thing to say, however, is that mirror organisms are still a little way away yet – but only decades, not centuries. So far, scientists have only made mirror molecules, one of life’s building blocks. What for? Life works because its building blocks fit together. Imagine drilling a screw into a piece of wood. The screw cuts a hole with a thread that snugly matches its own. If, for some reason, the Doctor showed up and handed you a mirror version of the screw, its thread would be in reverse. It wouldn’t twist into the hole you’d just made as the threads wouldn’t match. That said, the mirror screw would still work; you’d just have to create a mirror hole for it. Mirror molecules, including DNA, work a bit like that. They follow the same principles as the biology around us, but they’re entirely incompatible with traditional biological functions. In medical terms, this means they’re effectively invisible to your body’s systems. Our biology doesn’t have the tools to recognise these molecules and break them apart. And if someone took these mirror molecules and put them together to make a cell and then an organism… you’d have mirror life. But we don't have any way of breaking it down. If it escaped the lab, we’d just have to hope it didn’t have an appetite.
The 4 best science-fiction shows of 2026 so far
The first six months of 2026 have seen bright threads in sci- fi series including Fallout and Paradise. But for pure gold, advises TV columnist Bethan Ackerley, try Star City
‘Children of Blood and Bone’ first-look photos depict Regina King on her throne, Cynthia Erivo ready for battle
First-look photos from the ‘Children of Blood and Bone’ movie show the all-star cast wearing colorful threads on sweeping sets.
Glass Threads Spun From a Volcano’s Bubbly Magma
A volcanic formation known as Pele’s hair is produced when air-filled magma is stretched, according to a new study by a team of scientists and glass artists.
Opening Day GameThread: A’s @ Jays
When this goes up, I’ll be on holiday in Japan (and hopefully getting to see a game or two over there). So I’ve scheduled GameThreads for while I’m gone, to take a little of the pressure some off the other Tom while I’m gone. Of course, I don’t have lineups for the games, but someone […]
Purple Clothes Using Nobel-Prize Winning Chemistry Could Keep You Cool With The Power Of Outer Space
Usually you want lighter clothes to stay cool in summer weather, but these purple threads have even more cooling power despite their color.
Bluesky now lets you hide reposts from that annoying person you follow
You can also turn on post numbers for threads.
Local thrift, pawn shops say rising costs are driving more business
Boston area thrift stores and pawn shops see an uptick in customers looking for quick cash or inexpensive items as they struggle with high inflation and rising costs.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Threads adds new communities, tests badges for highly engaged members
Threads, which has more than 150 million daily active users, adds more communities to its platform.
Threads Dance Project marks 15 years with 'Love Evolving'
Threads Dance Project is marking its 15th anniversary this fall with Love Evolving, a retrospective celebrating the Minneapolis dance company's history while introducing new work shaped by stories from the
Coastal forces shape building sciences practice
When Built Environments relocated to Wilmington, the firm’s partners weren’t looking for the lazy tranquility one hopes for when on vacation. Instead, they sought sultry heat. They wanted to understand whipping coastal winds and punishing precipitation – the kind that tropical storms produce. That’s because how materials degrade can reveal a lot about how they can be improved. “We specifically chose the Wilmington market because it does fall within Climate Zone 3A, which is a coastal warm-humid climate,” said Jarrett Davis, who joined Built Environments in 2023 to lead the company’s building science practice. “There’s not a lot of product research in that climate zone, but there are a lot of structures here that get weatherized pretty severely.” Built Environments has provided building science, material testing and code compliance consulting for 25 years, ever since principal materials scientist Steve Doggett founded the company in Minnesota. “There are very few manufacturers that understand fully how their own materials and products work, whereas we know their shortfalls and their benefits out in the real world on jobsites,” Doggett said. “That’s why the original Built Environments was formed, to make buildings better.” He said the 15-employee company is just as comfortable on a jobsite, retrofitting a high-end beachside property, for example, as it is recreating some of the coast’s most intense weather conditions in the great indoors. The company operates an A2LA-accredited ISO/IEC 17025 mechanical testing laboratory on Wright Street. The year-old facility has expanded Built Environments’ in-house capabilities, Doggett said. “We’re able to simulate that hurricane wind (and) rain and perform structural and impact testing on wall assemblies, roof assemblies and glazing assemblies,” he said. “There are certain requirements that those windows and doors need to meet as far as wind ratings and pressure ratings and things of that nature.” Standard Glass Co.-Glass Depots, of Wilmington, is currently testing a new glazing system using Built Environments’ stress testing, the partners said. One method involves what’s called a “large missile cannon.” “We take 8-foot two-by-fours, and we shoot them at assemblies, so they have to withstand that impact,” Davis said. “It’s pretty cool to see, I’m not going to lie.” In many cases, the lab can run a full, wall-scale test of a product in a matter of weeks or months, whereas “it might take midrange manufacturers years,” Doggett said. “We’re nimble. We can cut that time in half.” The lab also develops intellectual property. Doggett, for example, shares a patent with Sustant LLC, of Minnesota, on a fastener patch to increase the air and water tightness within building envelopes. “We have too many ideas and not enough time,” he said. But the partners noted that they or their fellow principals – of which the company has four total, including a principal engineer and a principal codes and standards expert – could be anywhere on a given day, including in the courtroom providing expert testimony in contentious insurance cases. “Let’s say there is a fire on a structure,” Davis said. “We can analyze all the specific materials within that assembly – an exterior wall or something like that – because there are loads that require certain heat release. And so, we can measure each one of those materials, if need be, to say if this was likely or not a code-approved assembly.” Despite what can be inferred in a lab, the partners said nothing beats learning from how materials change over time under real-world strain. Take, for instance, the curious case of the creaking condo. “We recently had a customer that came to us trying to assess a sound issue of a roof. It was making noises that no one could explain or account for. How do you tackle something like that?” Doggett asked rhetorically. “There’s really no generally agreed-upon methodologies.” The problem turned out to be a faulty installation of a commercial roof system. “The building in this particular case was not local,” he said. “In the initial installation, the commercial roofing contractor installed the wrong fasteners in the wrong locations into the deck, and essentially the solar radiation was causing the building to move quite substantially early in the morning when the sun initially hit that assembly after a quite cool evening, causing the threads on the fasteners to kind of jump within the material, within the metal.” Built Environments designed an effective repair methodology that was within budget, the partners said. “We get the bizarre,” Doggett said. “I will say that’s something that has stayed the same over 25 years.” The partners said they are hiring, and that Cape Fear Community College is one of their main recruiting grounds. Davis and Doggett look for talented people who can understand traditional methodologies yet are open to on-the-job training and new understandings, they said. After all, it’s not just weather that can ruin a building. “My favorite saying is,” Davis said, “‘What are the eight most expensive words in construction? That’s how my daddy used to do it.’”
AMD Ryzen 7 5800X3D Is Making A Comeback In Q2 2026 As AM4 Turns 10
AMD is re-launching the Ryzen 7 5800X3D in Q2 2026, featuring 8 cores, 16 threads, and 3D V-Cache for superior gaming performance.
Kings One of Eight Teams Donning New ‘Specter’ Jerseys
Blending modern aesthetics with franchise history, Sacramento’s new black-and-purple threads celebrate a storied legacy spanning from its Rochester Royals roots to legendary playoff battles against rivals.
Social media’s next evolution: user-controlled algorithms
Social media feeds are becoming more customizable as platforms like Threads, Instagram, and TikTok introduce tools that let users directly influence the algorithms powering their recommendations.
Instagram’s 'First Draft' feature aims to make editing Reels less tedious
Instagram is making one of the most tedious parts of creating Reels easier. The company announced Tuesday in a Threads post that it’s rolling out “First
