SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Qualcomm " 98 found 🔀 AI-powered Shuffle
‘Those interactions won’t always happen through a screen’: Qualcomm
Snapdragon Sound Elite Gen 2 puts Wi-Fi 6E and twice the AI power in earbuds. Qualcomm also showed 1-bit AI glasses platforms and a health alliance.
Samsung’s UFS 5.0 Doubles Read Speeds To 10.8 GB/s, And Qualcomm’s Snapdragon 8 Elite Gen 6 Has Already Locked In Support
Samsung's UFS 5.0 storage solution offers read and write speeds that are over twice as fast as those of the previous UFS 4.1 standard.
MediaTek Currently Undecided About A Dual-Chipset Launch Strategy Like Qualcomm, But Rumor Says That The Company Might Be Convinced Due To Pricey 2nm Wafer Costs
High 2nm wafer costs has not yet compelled MediaTek to pursue a dual-chipset launch like Qualcomm, but it might not have a choice
Asus releases new 14-inch 2-in-1 with 144 Hz OLED display; global launch coming soon
Asus has finally started selling its new 14-inch 2-in-1. An alternative to the Surface Pro before Microsoft releases the Surface Pro 12, the ProArt PZ14 combines a 144 Hz OLED display with up to 32 GB LPDDR5X RAM and Qualcomm's Snapdragon X2 Elite X2E-88-100 chipset.
Qualcomm launches two new smartphone chips with emphasis on AI
Qualcomm said that its new top chip can run 30B mixture-of-expert model locally
Qualcomm Snapdragon X2 PCs reach retail, ASUS launches X2 Elite Extreme laptop with 48GB memory at $1,599
ASUS Zenbook A16 offers 48GB RAM for $1,599 Qualcomm’s Snapdragon X2 laptop rollout has now reached retail. Best Buy has listed ASUS’s Zenbook A16 with
Snadragon X Elite Laptop Performance On Linux Ends 2025 Disappointing
As part of my various end-of-year benchmarking comparison articles for looking at the performance evolution of Linux is a fresh look at the Qualcomm Snapdragon X Elite laptop experience when using Ubuntu 25.10 with the latest X1E Concept packages, which includes taking the X1 Elite optimized kernel to the latest Linux 6.18 stable series.
HP to launch EliteBook X G2 laptop with AMD, Intel and Qualcomm CPU options
EliteBook X G2 has three platforms to choose from With CES less than a week away, a new report from Windows Latest claims to have HP's full showcase list
OpenAI Picks MediaTek Over Qualcomm For Its First Smartphone, Customizing The Dimensity 9600 With A Dual-NPU Architecture To Challenge The iPhone
OpenAI's smartphone will use a customized Dimensity 9600 chip, replete with a dual-NPU architecture and enhanced HDR for visual sensing.
New insider tip claims the Samsung Galaxy S27 Ultra will only be available with a Qualcomm chipset
The S27, S27+ and S27 Pro are still slated to have Exynos variants in some regions and Snapdragon ones in others. This always seems to be a pressing...
Qualcomm stock draws attention after major OpenAI news
QCOM shares reacted to a major development with the AI giant ahead of earnings this week.
Google Pixel can use Tensor as long as it wants; it’s all the other specs I’m jealous of
This week saw the debut of Qualcomm’s latest Snapdragon chips and, with it, the usual onslaught of Tensor hate around...
Did Qualcomm's new Snapdragon Wear Elite chip nuke the Galaxy Watch Ultra 2's battery gains?
Samsung's Galaxy Watch Ultra 2 has an 800mAh battery and a new Snapdragon chip, yet battery life claims remain unchanged.
Qualcomm confirms a Snapdragon-powered Googlebook will launch this fall
For months, we have been closely tracking the development of new Qualcomm processors in the Chromium Gerrit, but it wasn't entirely clear when we would actually see them hit the market. With...
Qualcomm Announces Snapdragon Reality Elite, Its New Flagship XR Chipset
Qualcomm just announced Snapdragon Reality Elite, its new flagship XR chipset, and it will debut in the compute puck of Xreal's Aura Android XR device this fall.
Google Cloud is almost one-fifth of Alphabet’s business
Plus: Amazon, Anthropic, Microsoft, Musk v. Altman, Parallel, Qualcomm, Samsung, SoftBank.
MediaTek Dimensity 9600 Chip To Feature 2 Ultra-Large ARM Cores For The First Time In A 2+3+3 Overall CPU Configuration
MediaTek Dimensity 9600 appears to be emulating the 2+3+3 CPU architecture of Qualcomm's upcoming Snapdragon 8 Elite Gen 6 chip.
Qualcomm unveils Snapdragon X2 Plus chip at CES
CES tends to bring a wave of news from chipmakers, and Qualcomm has used this year's event to announce the Snapdragon X2 Plus laptop processor.
Qualcomm Snapdragon X2 Elite Extreme Analysis, Benchmarks & Efficiency - Serious rival for Apple and a problem for AMD & Intel
Notebookcheck review/analysis of the Qualcomm Snapdragon X2 Elite & X2 Elite Extreme mobile ARM processors.
iPhone 18 Pro Max still uses a Qualcomm modem in the US, teardown confirms
TechInsights has published one of the first in-depth iPhone 18 Pro Max teardowns. Most notably, the teardown confirms that the iPhone...
Microsoft launches 12-inch Surface Pro with Snapdragon X2 Plus & 5G, 13-inch Surface Laptop too
Microsoft is rolling out refreshes to its smaller Surface Laptop and Surface Pro machines powered by Qualcomm’s Snapdragon X2 Plus...
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Intel appoints Qualcomm executive to lead PC and physical AI business
Intel said on Monday it had appointed Alex Katouzian to lead the company's PC and physical artificial intelligence unit.
‘Snapdragon 8 Elite Gen 6 Pro’ needed more words to prove its power, three other flagship chips coming
Qualcomm’s Snapdragon chipset lineup is eternally confusing, with slight variations generating new names and options that aren’t all that different....
Snapdragon 8 Elite Gen 6 Pro May Offer Lots Of Flexibility For Qualcomm’s Partners When Choosing Newer Or Older DRAM & Storage Standards To Save Costs
A rumor claims that Snapdragon 8 Elite Gen 6 Pro may give Qualcomm’s partners various DRAM and storage configurations to choose from
3 ways the Snapdragon 8 Elite Gen 6 is actually worse than last year’s chip
The Snapdragon 8 Elite Gen 6 cuts key features found on last year's Gen 5 chip. Is Qualcomm's new flagship processor a hidden downgrade?
Qualcomm’s next-gen Snapdragon X2 laptops are here — and they brought a new friend
Also: a hint about future handhelds.
Qualcomm’s Most Powerful Snapdragon 8 Elite Gen 6 Pro May Get Skipped By Xiaomi Due To Its Expensive Price, A Pitfall Of Switching To TSMC’s 2nm Process
The increase price of the Snapdragon 8 Elite Gen 6 Pro may prevent Xiaomi from using the flagship SoC in any of its premium smartphones
Nvidia takes AI battle from the data centre to the laptop
Chipmaker opens new front in rivalry with Apple, Intel, AMD and Qualcomm
Qualcomm Lost Apple’s Modem Business. Amazon Just Offered a $60 Billion Escape Route.
Qualcomm is watching Apple walk out the door with its modem business, but a surprise Amazon partnership promises a $60 billion lifeline built on unproven silicon in a market already owned by rivals. Whether that door holds the weight is the real question.
iPhone 18 Pro could introduce new Apple solution for cellular, hints report
iPhone 18 Pro could make a major transition away from Qualcomm modems in favor of an Apple-designed C2. Here’s the latest update.
How Qualcomm's new wearables chipset could spell the end of smartphone dominance
The new Snapdragon Wear Elite chip could make a big impact on the future of personal computing, from glasses to watches.
With Galaxy S26, Samsung may have initiated efforts to lean less on Qualcomm Snapdragon chips
An analyst doubt Samsung is investing so heavily in Exynos chips just to be content with a 25% share of the Galaxy S26 lineup.
'We heard you, we heard media, we heard analysts': Motorola talks about why now is the time North America needs its premium Signature 27 phone
Qualcomm flew me out to Maui to attend Snapdragon Summit, where I got some hands-off time with the new Motorola Signature 27.
Qualcomm shares jump 9% premarket on report of OpenAI smartphone chip partnership
Investing.com-- Qualcomm shares jumped sharply in premarket Monday trading, extending gains after a strong move in the prior session, as fresh analyst commentary pointed to a potential long-term catalyst tied to OpenAI. The stock rose about 9.2% in premarket trading after TF International Securities analyst Ming-Chi Kuo said industry checks suggest OpenAI is working with Qualcomm and MediaTek to develop smartphone processors. Kuo is a highly prominent, Taiwan-based technology analyst renowned fo
Apple's iPhone 18 Modem Switch Comes With a Quiet Privacy Benefit
Rumors suggest Apple plans to expand Apple-designed modems to the entire iPhone 18 lineup, ending support for Qualcomm modems. The transition will bring speed and efficiency improvements, along with a little-known privacy benefit. In iOS 26.3, Apple added a Limit Precise Location setting that cuts down on the amount of location data that's available to mobile networks, improving user privacy.
Qualcomm's Snapdragon Wear Elite chip is made for smartwatches and AI devices
Qualcomm's Snapdragon Elite chips are reserved for the best Android phones and laptops, and now the company has introduced the first in the series for wearables.
Qualcomm announces Snapdragon C for budget Windows 11 ARM laptops targetting $300 and up
Qualcomm Snapdragon C targets $300 entry-level laptops Snapdragon below Snapdragon X. Qualcomm has announced the Snapdragon C Platform, a new Arm-based
Nvidia CEO Jensen Huang Just Declared War on Intel, AMD, and Qualcomm -- and the PC Market Will Never Be the Same
If Huang is right, the PC market could now be experiencing its iPhone moment.
Samsung LSI’s Price Gouging Pushes Exynos 2600 To $270/Unit, Forcing Samsung Mobile To Bank On Qualcomm For The Galaxy Z Flip 8
Samsung Mobile is reportedly reducing the share of the Exynos 2600 chip within the upcoming Galaxy Z Flip 8 amid runaway silicon costs.
Valve has ported Half-Life: Alyx to ARM, and it’s free with Steam Frame
One of the best PC VR games now runs natively on a Qualcomm Snapdragon chip.
Samsung Galaxy Book 6 Edge with Snapdragon X2 Elite is $2,100, only 16GB of RAM
Samsung has just announced its first Galaxy Book laptop powered by Qualcomm’s Snapdragon X2 Elite and, while it looks great,...
Qualcomm Rumored To Apply Samsung’s Heat Pass Block Technology To The Snapdragon 8 Elite Gen 6 This Year, As Vapor Chambers Are Reaching Their Thermal Limits
As vapor chambers reach their limits, Qualcomm is now rumored to apply Samsung’s Heat Pass Block to the Snapdragon 8 Elite Gen 6
Sony Xperia 1 VIII: European model leak showcases Snapdragon 8 Elite Gen 5 performance but only 12 GB RAM
The Sony Xperia 1 VIII has now surfaced on a popular benchmarking website. Featuring Qualcomm's Snapdragon 8 Elite Gen 5 chipset, the new Xperia flagship is once again saddled with 12 GB of RAM unlike many of its peers.
MediaTek Estimated To Be Hit The Hardest Out Of All Chipset Manufacturers Thanks To The Memory Crisis, As More Than 50% Of Its Revenue Comes From SoC Shipments
Qualcomm has largely been able to diversify its business, but a new report states that the DRAM shortage will strike MediaTek the hardest
Snapdragon 8 Elite Gen 6 leak makes 2027's Ultra phones look both exciting and scary
New details of the so-called Snapdragon 8 Elite Gen 6 and Snapdragon 8 Elite Gen 6 Pro have emerged from a trusty source.
Xreal's Aura Android XR Smartglasses Will Cost You At Least $1,279
Xreal’s Aura smartglasses are powered by Qualcomm’s Snapdragon Reality Elite chip.
Qualcomm Is Copying Samsung Exynos 2600’s Heat Path Block For Snapdragon 8 Elite Gen 6 Pro, But Has Botched The Implementation
If imitation is the highest form of flattery, Qualcomm is certainly out to flatter Samsung by copying Exynos 2600's thermal tech.
Qualcomm’s Next Flagship Snapdragon SoC To Target Higher Frequencies Of 5.40GHz While Sticking With TSMC’s 2nm N2P Node, But IPC Gains Are Rumored To Stay Under 10%
Qualcomm’s upcoming Snapdragon flagship SoC aims for a massive 5.40GHz clock speed on TSMC’s 2nm N2P process, though rumored IPC gains remain under 10%
Snapdragon 8 Elite Gen 6, 8 Elite Gen 6 Pro specifications leaked well before official announcement
Leak reveals Qualcomm Snapdragon 8 Elite Gen 6 chips with 2nm process, dual variants, LPDDR6 support, and upgraded GPUs. Read more about expected specifications here
Laptops Are About to Get Very Exciting Again... Thanks to Nvidia
Nvidia is about to throw another wrench into laptops led by Intel, AMD, and Qualcomm.
OpenAI Building A Custom Smartphone Processor With Qualcomm and MediaTek, Targeting 300-400 Million Annual Smartphone Shipments to Dethrone Apple’s iPhone
OpenAI's strategy upends Apple's business model, which is all about milking revenue from its ecosystem of services built on smartphone apps.
Qualcomm's Snapdragon X2 Elite Extreme, Tested: Big 18-Core Energy for Laptops, Incoming!
Debuting in Asus’ exciting 16-inch Zenbook A16, Qualcomm's 2026 flagship processor looks like a benchmark bombshell ready to shake up the laptop CPU field. We have the receipts.
New Qualcomm exploit chain brings bootloader unlocking freedom to Android flagships
A new exploit, dubbed "Qualcomm GBL exploit," is being chained with other exploits to bring bootloader unlocking to several flagship phones.
TSMC Has Enabled Smartphone SoCs To Approach 5GHz Frequencies Thanks To Advanced Lithography; Huawei The Biggest Loser In All Of This
With the exception of Huawei, every smartphone chipset manufacturer who chose TSMC is now able to reach a clock speed of 5.00GHz
Musk Calls It 'Utterly False,' But This SpaceX Rumor Should Terrify Every Apple Investor
Shares of Apple (NASDAQ:AAPL | AAPL Price Prediction) rose 1.7% on July 1, 2026, the day the Wall Street Journal reported that SpaceX had shown IPO investors a prototype handset: slimmer than an iPhone, running a proprietary operating system, powered by a Qualcomm Snapdragon chip, and deeply integrated with xAI’s Grok. Elon Musk called the ... Musk Calls It ‘Utterly False,’ But This SpaceX Rumor Should Terrify Every Apple Investor
Anthropic’s Scare Tactics, SpaceX’s New Deal and Qualcomm’s Bargain | AI & Business for June 16
Plus, SpaceX’s Cursor deal, and AI struggles to replace stenographers
New Microsoft Pro and Surface Laptop release delay rumoured
A reliable source has elaborated on Microsoft's launch plans for its Surface Laptop 8 and Surface Pro 12 releases. Unfortunately, neither are now expected to arrive as soon as previously suggested. New Surface Laptop and Surface Pro models are still tipped to debut with Intel and Qualcomm processor options, though.
Snapdragon 8 Elite Gen 6 Pro & Snapdragon 8 Elite Gen 6 Rumored To Exclusively Use TSMC’s 2nm ‘N2P’ Process, Hinting That Qualcomm Has Yet To Enter Talks With Samsung
Samsung’s 2nm GAA process is slowly gaining traction, but a rumor claims that Qualcomm’s Snapdragon 8 Elite Gen 6 Pro and Snapdragon 8 Elite Gen 6 will be retained on TSMC’s 2nm ‘N2P’ node
Exynos 2700 To Enter Mass Production In H2 2026, According To Analyst, With Samsung Reducing Its Reliance On Qualcomm By Boosting The SoC’s Adoption In Galaxy S27
An analyst believes that the Exynos 2700 will enter full-scale mass production in the second half of 2026 and will be utilized in increased Galaxy S27 shipments
Qualcomm wants to be the chip inside whatever replaces your smartphone, and it just announced two products toward that end
Qualcomm's CEO said today that the company is working on over 40 new AI hardware designs
Microsoft’s New Surface Laptops Embody the PC-Phone Marriage Snapdragon Promised Years Ago
Qualcomm's PC chips were developed with the company's phone DNA. Two generations in, we're seeing payoffs.
Qualcomm releases Android chip built for AI as memory shortage weighs on smartphone market
The overall smartphone market is expected to contract 14% in terms of units shipped in 2026.
Micron and Qualcomm forecasts ignite $400 billion AI chip stock rally
Shares of chipmakers surged late on Wednesday, adding over $400 billion in market value after strong forecasts from Micron Technology and Qualcomm breathed fresh life into Wall Street's recently waning AI stock rally.
Intel and LG Display may have beaten Apple and Qualcomm with the best laptop battery life ever
Over 26 hours of web browsing in one test.
Snapdragon 8 Elite Extreme Gen 6’s Engineering Prototype Video Surfaces Before Official Launch, Showing A New Packaging, Improved Benchmark Scores & More
An engineering prototype of Qualcomm's Snapdragon 8 Elite Extreme Gen 6 has leaked ahead of launch, revealing a new SoC packaging design, higher benchmark scores, and key hardware upgrades
Snapdragon X2 Elite Offers A Solid Foundation For A Windows On ARM Ecosystem, But OEMs Current Strategy Risk Its Future
Qualcomm has made incredible strides with the Snapdragon X2 Elite, but OEMs using the SoC risk that higher adoption with their current strategies
Apple's C1X Modem Faces First Reported Failure in iPhone Air
A reported hardware failure affecting Apple's new in-house C1X 5G modem in the iPhone Air has surfaced online, marking the first known real-world incident involving the company's own baseband technology. The iPhone Air is the first iPhone model to ship with the Apple's internally designed C1X 5G modem, replacing Qualcomm's X75 modem used across the iPhone 16 lineup.
These 3 Major Upgrades Could Be Heading to Your Next Flagship Android Phone
Qualcomm's Snapdragon 8 Elite Extreme Gen 6 chip will be in the top phones of 2026 and 2027. Here's what it can do.
Qualcomm’s new ‘Elite’ sound chip might finally deliver the Wi-Fi earbud dream
Also, they can power earbuds with cameras.
Kudos to Motorola for This Actually Refreshing Phone Design
The Motorola Signature 27 is powered by Qualcomm’s latest Snapdragon 8 Elite Exteme Gen 6, and that pretty much guarantees it won’t be cheap.
iPhone 18 Pro Could Use Qualcomm Modem in the US and C2 Elsewhere
Stolen data from Apple manufacturing partner Tata Electronics appears to reveal that the iPhone 18 Pro will use different modem chips depending on the market it is sold in, with U.S. models retaining Qualcomm hardware while international models will feature Apple's in-house C2 modem. The finding emerged from a wide-ranging cyberattack on Tata, which alongside Foxconn assembles the iPhone.
Intel appoints Qualcomm executive to lead PC and physical AI business
Intel said on Monday it had appointed Alex Katouzian to lead the company's PC and physical artificial intelligence unit. The new role for Katouzian includes the company's crucial PC business, which has been one of the mainstays of Intel's revenue and profit for decades. Katouzian has worked at Qualcomm for more than 20 years and has worked extensively in the company's mobile chip unit, which makes processors for smartphones and other gadgets.
Some iPhone 18 Pro Max Users Experiencing AT&T Cellular Issues
A subset of iPhone 18 Pro Max users in the U.S. are experiencing issues with AT&T cellular connectivity and/or eSIM provisioning, according to complains across the MacRumors Forums, Reddit, and the Apple Support Community. Affected users are unable to connect to the AT&T network for phone calls, text messages, or data. Notably, the U.S. version of the iPhone 18 Pro Max is the only new iPhone released this month that is equipped with a Qualcomm cellular modem.
Qualcomm debuts its first Wi-Fi 8-ready chip, commits to launching 6G networks by 2029
Qualcomm is ready for the future of networking, with both Wi-Fi 8 and 6G announcements ready to go at MWC 2026.
MediaTek’s flagship laptop chip is the Dimensity CX C10 Max, debuts in a Lenovo Googlebook
The initial batch of Googlebook laptops that debuted earlier today use either Intel or Qualcomm chipsets, but MediaTek has confirmed...
Dimensity 9600 Pro Specifications Leak Point Towards A Major Flagship Chipset Release To Challenge Both Apple & Qualcomm This Year
A tipster has provided some specifications surrounding the Dimensity 9600 Pro, hinting that we’re in for a treat as far as flagship chipset releases go
Xiaomi 18 Pro and 18 Pro Max arrive with latest Snapdragon chips, privacy displays and more useful rear screens
They also get larger batteries and identical triple cameras. It only took a couple of hours for the first phones with Qualcomm’s new Snapdragon 8 Elite Gen...
Samsung's new Galaxy devices double down on Snapdragon-powered AI
Qualcomm's Snapdragon is now powering almost everything Samsung announced at Unpacked.
Microsoft created the mini Surface dev box that Qualcomm couldn’t
The Surface RTX Spark Dev Box is designed for local-first AI development.
iPhone 18 Pro Models and iPhone Duo Feature Apple's New C2 Modem
Apple today unveiled new iPhone 18 Pro models and the iPhone Duo – the company's first foldable iPhone – and all three devices feature Apple's new custom-designed C2 modem for 5G connectivity. Prior to today's announcements, there was speculation that Apple's C2 in-house modem would not support mmWave 5G in the U.S., and that the company would once again rely on Qualcomm to fill the gap for American carriers. Apparently, that's not the case.
Qualcomm's next mobile connectivity chip ushers in the Wi-Fi 8 and Bluetooth 7 era
The Qualcomm FastConnect 8800 will debut in 2026 as the first chip with Wi-Fi 8, Bluetooth 7, Ultra Wideband, and Thread 1.5 all in one.
iPhone 18 Pro leaks: Qualcomm or Apple C2 model, A20 details, camera upgrades
After a closer look at some new data, Apple's iPhone 18 Pro modem situation may not be cut-and-dried. Here's what the latest leaks say is in store for cellular connectivity, the A20 chip, and possible camera improvements.
Qualcomm: Memory shortage may impact phone business for '6-8 quarters'
After eking out an earnings and revenue beat for its fiscal first quarter, Qualcomm stock (QCOM) is sinking on Thursday over its disappointing revenue outlook. CFRA Research senior vice president and equity analyst Angelo Zino — who has a Buy rating on the stock — examines the long-term impacts that the memory chip shortage may have on Qualcomm's PC and smartphone hardware businesses. To watch more expert insights and analysis on the latest market action, check out more Market Catalysts.
Qualcomm surges on report of OpenAI tie-up for AI smartphone processors
Qualcomm shares jumped 13% in premarket trading on Monday after an analyst said OpenAI was working with the chip designer and Taiwan's MediaTek to develop smartphone processors.
iPhone 18 Pro Max in U.S. Equipped With Qualcomm's Snapdragon X80 Modem
TechInsights has published an iPhone 18 Pro Max teardown that confirms the U.S. version of the device is equipped with Qualcomm's Snapdragon X80 modem. The device's modem firmware also points towards the Snapdragon X80 modem. The smaller iPhone 18 Pro and the iPhone Duo use Apple's custom-designed C2 modem worldwide, and the iPhone 18 Pro Max uses the C2 modem in every other country, so the U.S. version of the iPhone 18 Pro Max having a Qualcomm modem is unique.
Microsoft reveals new business Surface devices with Intel and Qualcomm processors
Microsoft unveils Surface Pro/Laptop for Business with Intel Core Ultra Series 3 and upcoming Snapdragon X2 for faster on-device AI—see prices and...
Qualcomm announces the Snapdragon C for entry-level Windows laptops
Qualcomm's Snapdragon C chip is designed for Windows laptops targeting a $300 price point.
Galaxy Watch 9 is ‘Powered by Snapdragon Wear Elite,’ leaked images confirm [Gallery]
As expected, Samsung is switching its new Galaxy Watch 9 over to a Qualcomm chip, the Snapdragon Wear Elite, as...
Qualcomm's next-gen Snapdragon 8 Elite Gen 6 Pro chip reportedly spotted on black market for just $42
Two Qualcomm SM8975 engineering samples appeared on Xianyu before the September 22 Snapdragon reveal. The chips also expose a new package cooling design.
The Samsung Galaxy S26 Ultra’s Weak Point
New benchmarks highlight the power of Qualcomm's Snapdragon at the heart of the Galaxy S26 Ultra, but they also reveal a weak point in the specifications.
Microsoft refreshes its smaller Surface Pro and Laptop with Qualcomm’s X2 Plus
Microsoft’s smaller Surface devices keep the same design with upgraded internals
Snapdragon 8 Elite Gen 6 Pro’s High Price Isn’t Discouraging Qualcomm’s Partners, As Top Five Android Phone Makers Are Expected To Adopt The 2nm SoC In Their Flagships
The Snapdragon 8 Elite Gen 6 is going to be an expensive chipset, but that isn’t deterring Qualcomm’s partners as the top 5 companies will add it in their flagships
Qualcomm announces Snapdragon Sound Elite Gen 2 for AI ‘hearables,’ even ones with cameras
Qualcomm announced the Snapdragon Sound Elite Gen 2 as a substantial chipset for upcoming audio devices, with a massive focus...
Google Pixel’s Tensor grows as global smartphone shipments continue to fall
The chipset giants like MediaTek and Qualcomm are facing a drop in shipments as proprietary SoCs from Google and Samsung...
Teardown confirms US iPhone 18 Pro Max lacks Apple's C2 modem
A teardown of the iPhone 18 Pro Max has confirmed an oddity of the US-based model, in that it uses a Qualcomm modem instead of Apple's C2 chip.