SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Locations " 569 found 🔀 AI-powered Shuffle
Philly anti-Israel groups plan boycott of Jewish businesses before Kristallnacht anniversary
The graphic explicitly singles out several dining locations in the city, displaying crossed-out warning icons over the names Mac Mart, K'Far Cafe, Huda, Goldie, Dizengoff, and Schlesinger's.
7 Central Valley businesses receive alcohol licenses
Seven businesses across the Central Valley received alcohol licenses, including restaurants and markets. See the businesses, locations and license types.
Monarch butterflies get tiny trackers to help scientists follow their mysterious migration
As a child, Rebeca Quiñonez-Piñón wondered where monarch butterflies stop for a meal and a night's rest on their long migrations across North America. Now she and other scientists are attaching tiny tracking devices to hundreds of butterflies to find those critical stopover locations before they ...
Vodafone Business Joins NYU WIRELESS as the Research Center Expands its Work on Network Resilience
Vodafone Business has joined NYU WIRELESS, the research center at the NYU Tandon School of Engineering, as an industrial affiliate, in a partnership that will connect NYU’s Brooklyn and London locations with the UK’s largest mobile operator.
Menlo Park: Cook’s Seafood shutters after 98 years in business
Following nearly a century in business, Cook’s Seafood abruptly announced that it would be closing all of its locations effective Oct. 28.
Updated terminology guide explains Vanderbilt Health’s facility names and acronyms
This Vanderbilt Health terminology guide is the current official listing of the facility names, locations, services and acronyms.
All Fortnite Treasure Hunt Chest Locations and Free Rewards
Want to know where to find the most Treasure Hunt Chest locations in Fortnite and the list of free rewards you can get? Check out this guide here.
Baptist Health (JAX) expands pediatric care network with acquisition of two Jacksonville-area practices - Florida Hospital News and Healthcare Report
Addition of Jacksonville Beach and Southside Pediatric Care Centers locations strengthens access to coordinated pediatric care across the region. Jacksonville, Fla., November 2, 2026 – Baptist Health is expanding its […]
Fergus County Polling Locations
There are 72 hours left before Election Day on Nov. 2. On that day, non-absentee voters in the following precincts should cast their ballots at the Fergus County Trade Center
This new Texas theme park has record-breaking roller coasters
Theme parks come in all shapes, sizes, and locations. One of the newest to open in the United States is tucked away in a corner of the Circuit of the Americas (COTA) campus in Austin, Texas. Dubbed COTALAND, the park is themed around the thrilling world of high-speed car racing, which seems fitting since COTA is the country's only purpose-built Formula 1 track.
Where Did All the iPhone Duos Go? Mostly to Apple's Stores
Apple allocated roughly 80% of its initial iPhone Duo inventory to its retail stores, with locations holding as few as 50 units each, according to Bloomberg's Mark Gurman. Speaking on the latest episode of his Power On podcast, Gurman, citing people very close to the device's logistics, said most customers who bought a Duo in store on day one got one by waiting in line.
An empty RV City means Jacksonville businesses feel economic impact after Georgia-Florida game heads to Atlanta
For the first time in over 30 years, the Georgia-Florida game will be played somewhere other than Jacksonville. The reason for the move is the ongoing construction at EverBank stadium. Businesses are feeling the pinch with less visitors downtown, but Visit Jacksonville says they're working to bring more events throughout the year to offset the impact of the game moving locations.
New Everett law on illicit massage businesses shuts down 19 locations in 4 months
EVERETT – A total of 19 massage business have closed down or been condemned after the city passed a tougher […]
ENTREFest announces Cedar Rapids as host city for 2027 event
ENTREFest will bring entrepreneurs, startup founders and small business owners from across Iowa and the Midwest to Cedar Rapids June 9-11, 2027, with programming at multiple locations throughout the NewBo District and Kingston Yard. Produced by NewBoCo, the conference will feature multiple pitch competitions, keynote presentations, hands-on workshops and sessions covering artificial intelligence, marketing, venture…
Photo Essay: College of Science and Engineering Research Showcase
Fourth-year Mechanical Engineering major Jess Visaya and Fourth-year Mechanical Engineering major Dorette Pirie show off their soft robots. The robots are made to mimic worms, whose bodies bunch up before extending to propel themselves forward. The robots use pneumatic actuators to make linear movement outwards. Visaya and Pirie set up two of their worms with syringes attached to tubing which was then threaded through the end cap into the worms. Visitors to their station were encouraged to race the two worms by pumping the attached syringes. Third-year Biochemistry major Ira Evetts worked in Dr. Christopher Whidbey’s lab studying the vaginal microbiome, in an attempt to better understand the different microbes that build it up and how it affects health outcomes. Evetts’ research was specifically focused on lactobacillus iners, one of several bacteria naturally present in a healthy vaginal microbiome, and methylation systems. Fourth-year Mechanical Engineering major John Diesko Boehm and Fourth-Year Mechanical Engineering major Ian Agopsowicz hold up their “DAQMobile.” They built their project, a modified RC kit car, to help teach mechanical engineers about circuits and electrical design through real-world application. Fourth-year Mechanical Engineering major Ben Murphy holds up his mole crab and crawfish-inspired burrower. Murphy wanted to imitate the motion of a crab’s legs through robotics, with the primary goal to “turn the rotation of one motor into four alternating legs that would successfully displace soil.” Murphy was inspired by works that take inspiration from the natural world, and he found mole crabs particularly interesting. Although a mole crab is at an advantage with its burrowing being underwater, thus the sand being fluidized and easier to displace, Murphy’s machine is able to successfully burrow three centimeters into the ground. Second-year Mechanical Engineering major and Physics major Arabelle Miller shows off her rubber gripper, inspired by kirigami and origami. She took a piece of rubber and strategically cut slits into it to make it fold the way she needed, then glued googly eyes to the front. The gripper is able to hold up to 38 times its weight, or 226 grams. Third-year Mechanical Engineering major Joonseong Park talked about how his project took an unused and broken 3-D printer and transformed it into a testing platform for soft robotic grippers. The former-printer was reprogrammed and had its extruder part modified to be a mount for the grippers. Park shows off some of the other grippers that can be attached to the testing platform. Park classified grippers into two large categories. The first set of grippers is designed to deal with small delicate objects with great precision, and the second is made to lift heavy or large objects. Third-year Mechanical Engineering major Jiashuo Liu set out with a goal to deploy free open-source AI models to pre-existing robots to integrate object recognition and retrieval and command. The models are used to process the data received from the robots’ cameras in order to detect certain objects and their locations. Fourth-year Mechanical Engineering major Cole Purohit focused on agricultural automation of raspberry picking. His project utilizes kirigami to make grippers to close around a raspberry when the two ends are pulled. “Nobody wants to eat a squished raspberry,” Purohit said. Fourth-Year Biochemistry major Mariel Nolan’s project focused on bacteria and proteins within the bacteria whose functions are unknown. Nolan’s research is finding a way to isolate those proteins with the ultimate goal of determining their functions. Fourth-year Mechanical Engineering major Kai Boydon and Fourth-year Mechanical Engineering major Evan Nguyen show off their project, which uses custom extensors to help with the rehabilitation of stroke patients. They compared their project to a “party-popper” in the way it unfurls itself when placed under a patient’s fingers, helping the stroke patient rehabilitate finger movement. Boydon shows off the testing rig built for their project. It works as a mount for their extensor, as a way to test against resistance. Their program inflates the extensor through an air pump, which then makes the extensor push against the bed whilst an arduino calculates the force created and air pressure associated with the force. Navigate Left Navigate Right
ENTERTAINMENT: Big Boo!seum Bash offers trick-or-treating at 9 locations
Nine Little Rock museums and cultural centers offer free trick-or-treating, games and activities to the annual Big Boo!seum Bash, 5:30-8:30 p.m. Thursday.
Fresh as the microplastic-laden Sierra snow
For the first time, scientists have measured the microplastic pollution falling on the Sierra Nevada during snowstorms. They found significant amounts even in locations inaccessible by car or by foot.
Expect more from your wireless network: A playbook for growing businesses
Your business is growing. Can your network infrastructure evolve with you? With wireless operations becoming more complex, IT leaders should ensure the network can handle more locations, devices, and security threats. Read our playbook to see how.
Round Rock gains clothing retailers, plus other local business updates
Several new business have recently opened in Round Rock or are planned for the area, including a local boutique and outlet locations for Old Navy and Buckle.
Your phone knows you’re at the doctor, and data brokers are profiting from it
Privacy and legal experts want more states or Congress to ban advertisers from tracking Americans’ locations via their phones.
Business briefs: Watchmaker Hublot opens third Las Vegas boutique
The 404.72-square-foot store is at 3327 Las Vegas Blvd. South, Suite 1740A in the Palazzo Shops at the Venetian. It joins Hublot locations at the Forum Shops at Caesars Palace and Crystals at CityCenter.
Pricey cookie vendor closes dozens of locations nationwide
Crumbl, the high-end dessert chain serving up oversized cookies, has closed a swath of stores nationwide including seven in California. Two of the shuttered cookie shops are in Southern California,
Jackson Hinds Comprehensive Health Center provides prenatal care
Dr. Tonya Hawkins, a new provider with Jackson Hinds Comprehensive Health Center, visited Today at 11 with information about what Jackson Hinds provides, which is comprehensive care, including prenatal and gynecologic services for women, with multiple locations in the metro area.
Google Beam Is Being Deployed At 20 USO Locations
This is the company's impressive 3D video conferencing tech.
Atomic Wings CEO Zak Omar on leadership, family and building the business
Atomic Wings CEO Zak Omar shares how family, personal challenges and lessons in leadership helped shape his career and grow the chain to 35 locations.
The Locations of North Carolina’s Industrial Poultry Farms Have Been a Secret—Until Now
A few days before Christmas in 2023, the U.S. Environmental Protection Agency received a complaint through its National Response Center: “There has been a horrible smell in the air for almost a week,” the caller said, according to state records. “It’s so bad it’s making people throw up.” The caller thought the odor was emanating […]
Year one, $200 million funding of North Dakota’s Rural Health Transformation Program allocated
Year one allocations for North Dakota’s Rural Health Transformation Program (RHTP) have been submitted to the Centers for Medicare & Medicaid Services (CMS), according to Director of Rural Health Transformation Krissie Mayer.
How London’s grimiest locations became the stars of ‘Slow Horses’
Apple TV’s “Slow Horses” depicts a gray and grubby London, but tourists are flocking to the locations in the show.
Shadow of the Tomb Raider: Definitive Edition gets surprise Nintendo Switch 2 launch today
The Tomb Raider reboot trilogy concludes on Nintendo Switch 2 today with Shadow of the Tomb Raider: Definitive Edition. Aspyr will be bringing it out within the next few hours. Tomb Raider: Definitive Edition and Rise of the Tomb Raider previously came to the platform. In this one, “Lara must venture through deadly and exotic locations, surviving the unforgiving jungle...
Platform Science Adds Dispatch and Safety Tools
Four additions to PS Fleet help fleets monitor loads, manage driver coaching, share truck locations and adjust video system settings.
Choctaw Nation opens third small business center in McAlester
The Choctaw Nation of Oklahoma has opened a small business center inside the renovated McAlester Public Library, expanding access to workspace, business advising and connections to lenders. The Chahtapreneur Business Center’s 3,500-square-foot McAlester location is the tribe’s third center under the tribe’s purview, joining existing locations in Durant and Idabel, according to a tribal news […]
A Permanent Pokémon Store Will Open In London, With More Locations Outside Asia To Follow
The new retail location is set to open by 2029.
Rural Health Transformation implementation begins; Here’s what the money will do
Gov. Patrick Morrisey announced the first allocations of the Rural Health Transformation Program Awards, totaling nearly $2.4 million, on Sept. 4, 2026, to fund worksite clinics and employer-based healthcare services across West Virginia.
Hickory Tavern Announces New Daily Specials and Refreshed Entertainment Calendar
With football season in full swing, Hickory Tavern, the modern American tavern and neighborhood gathering spot with 16 locations across North and South Carolina, has introduced new daily food and drin...
Review: Dinner and Bowling at Kings Dining & Entertainment Lincoln Park
If you’re tired of the old date night dinner and a movie or group hang at your regular haunts, give Kings Dining & Entertainment a try! With locations in…
Taylorville City Council Approves Three Business District Projects
The Taylorville City Council approved a trio of projects inside the Business Development District One. At the Taylorville City Council meeting on Monday night, three locations were approved which included 216 South Main Street, 800 West Springfield Road, and 204 West Market Street. Mayor Bruce […]
Six Penn State Health locations to offer safe medication disposal on National Prescription Drug Take-Back Day
As part of a nationwide drug take-back effort, Penn State Health and local police departments will offer medication disposal sites across central Pennsylvania on Saturday, Oct. 24.
2 Shelton eateries cited for serious violations in September 2026
The 25 Naugatuck Valley Health District inspections of Shelton food service establishments in September led to serious violations for two locations, according to reports.
Agua Caliente tribe expands fuel business with third Coachella Valley station
The Agua Caliente Band of Cahuilla Indians’ new 24-pump Cathedral City station expands its fuel business to three Coachella Valley locations. (Courtesy photo)
Where to vote early in Polk County
Need to vote early in Polk County? Here’s where the satellite locations are and when they’re open.
Regional Science Consortium Researching Harmful Algal Blooms
If you've noticed large buoys or boats out on the bayfront and wondered what they were, you're not alone. The Regional Science Consortium is collaborating with Princeton Hydro on a research project funded by the U.S. Army Corps of Engineers to study ways to control harmful algal blooms. Dr. Jeanette Schnars, the Executive Director of the Regional Science Consortium, explained the goal of the research."We are researching different ways to control blue-green algae, which creates harmful algal blooms and releases toxins," Dr. Schnars said.The project aims to identify potential techniques for controlling harmful algal blooms in Presque Isle Bay.Schnars explained that people may notice circular floats in the water near Perry's Landing and Liberty Park. Those floats are part of the testing process."You might see a circular float, almost like a hula hoop, that is out in the bay, near Perry's Landing and Liberty Park area, and those limn corrals go all the way to the bottom. And what we will do are some treatments within the limn corral in the bottom," Schnars said.After samples are collected, they are brought back to the laboratory at the Tom Ridge Environmental Center for analysis."A lot of those samples are coming back here. We are going to test them for the harmful algal bloom toxins before, during, and after, and see how effective the testing was," Schnars said.Sarah Magyan, an aquatic biologist with the Regional Science Consortium, explained that the team also collects samples from locations throughout the region."We pull samples every week from 30 different sites, and then we bring those back here, we preserve them and run them through the ELISA test," Magyan said.Schnars said researchers hope the results will help them develop effective ways to reduce harmful algal blooms in the future."If we can do some treatments over space and time in upcoming seasons, we may be able to reduce the number of harmful algal blooms we have in this area," Schnars said.The research is also important for public and animal safety. Magyan explained that toxins produced by certain algae can affect the skin, nervous system or liver.While toxin levels may be low for people, she emphasized the importance of protecting pets that swim in local waterways."Toxins can either be skin toxins, nerve toxins, or liver toxins. While we have low levels for people, it is important that we are keeping our pets safe because we recreate with our animals in the water, and we see hundreds and hundreds of dogs on Presque Isle and the rest of the shoreline," Magyan said.Testing began in September, and Schnars said researchers expect to conduct at least another six to eight weeks of testing to better understand the effectiveness of the treatments.
Who passed health checks in Wichita KS? Asian, burgers, food trucks & more
See Wichita-area restaurants, stores & hotels that passed health inspections. Sixty-nine locations made the Oct. 4-10 list.
Kid Chemist in Metro Detroit: Hands-On Science, Open Play, Classes & Birthday Parties
Kid Chemist offers classes and activities for students from Pre-K through high school, with programs designed to spark curiosity, build confidence and make science fun. Families can visit locations in…
LAIKA and Fathom Entertainment Announce Nationwide WILDWOOD Fan First Premium Screenings
Following its acclaimed world premiere at the BFI London Film Festival, LAIKA and Fathom Entertainment have announced nationwide fan first premium-format screenings of Wildwood, director Travis Knight’s ambitious new stop-motion fantasy adventure. The film will be presented in more than 100 participating theatrical locations on Monday, October 19, offering audiences an exclusive early opportunity to […]
Free flu shots offered by Lee Health at eight Lee County locations in October
Lee Health will provide free flu vaccinations at eight locations across Lee County throughout October, with consultations and health resources available.
Ubisoft plans cuts at German studios, adding to wave of workforce reductions
Ubisoft is planning to reduce its workforce in Germany, where it operates a trio of studios, by about 100 workers, Game File has learned. The company wants to offer employees buyouts to, should enough people accept, avoid having to lay anyone off. “In Germany, we initiated discussions with the Works Council last week regarding a proposed voluntary departure plan across Ubisoft Dusseldorf, Ubisoft Berlin & Ubisoft Mainz,” a company rep told Game File. A “works council” is a union-like group representing employees. “The voluntary plan is the primary measure being proposed to support the intended organizational changes,” the Ubisoft rep added. The company declined to confirm the scale of the potential headcount cut. Of the impacted studios, Mainz might be the best known to the public. It leads development of the Anno series and shipped the well-reviewed strategy game Anno 117: Pax Romana in November 2025. Berlin and Dusseldorf operate as support studios within Ubisoft’s creative network. Berlin recently supported the development of Rainbow Six Siege and the Rayman Legends Retold remake. Dusseldorf also contributed to those projects, as well as The Settlers and Ubisoft-branded escape rooms. Dusseldorf is the biggest of the three studios, with some 400+ workers, compared to just over 100 at the other two, a source familiar with the reductions and the teams told Game File. More than half of these new reductions of about 100 people are expected to happen at Dusseldorf. The planned cuts were announced at a town hall for the German studios on Tuesday of last week. In an email follow-up, the studio group’s managing director, Benedikt Grindel, said the cuts were intended to “best position our German studios for the future... with a clearer focus on their role, capabilities and organizational setup needed for the work ahead.” The email was an echo of the past. In January 2025, Grindel had emailed the Ubisoft developers in his region (or studio “zone”) to explain that a round of 185 cuts at the time, including about 65 at Dusseldorf, were “essential to improve our operational efficiency and ensure the long-term sustainability of our studios, the zone and the company.” A half-decade of continued job cuts Ubisoft has been aggressively cutting its headcount for years. At the end of September 2022, it had 20,729 workers. By the end of March 2026, that total was down to 16,590. Studio management is trying to trim costs as it grapples with a changing industry and a drought of releases, let alone hits. The company announced earlier this year that it had reduced its costs since 2022 by “nearly €325 million” ($362m) and planned to lower them through 2028 by another €180 million ($200m). In June the company said it was closing down its Winnipeg and Belgrade studios and cutting roles in its Barcelona team. Even commercial and creative success hasn’t spared studios from this ongoing company-wide contraction. As Game File was nailing down details around the proposed cuts in Germany, Ubisoft management was informing workers of cuts in its Singapore studio, which shipped a hit remake of Assassin’s Creed IV: Black Flag this past July. Some 70 positions in Singapore are being eliminated “to align the studio with upcoming production needs,” per a company rep’s statement to Game File. In early 2024, a large team in the Singapore studio launched the multiplayer pirate game Skull & Bones. It performed poorly but has been supported with regular content updates since. Many of Ubisoft’s studios around the world are heavily subsidized via regional grants and tax breaks. Singapore had been among them for years, but received no such local assistance in the 12 months ending this past March. News of the Singapore cuts broke today alongside word that Ubisoft is also proposing the closure of RedLynx, pending negotiations with officials. The Finnish studio behind the motorbike series Trials was founded in 2000 and sold to Ubisoft in 2011. As reported by VGC (and corroborated by Game File), Ubisoft management told employees it could not come up with a new, sustainable assignment for RedLynx. The 2025 workforce at Ubisoft Dusseldorf were straight-up cuts. This time, Ubisoft is hoping the reductions at its trio of German studios will largely come from workers taking a payout to leave. The company offered such voluntary dismissals at its Massive Entertainment studio (The Division) a year ago. For the German studios’ buyouts this time around, Ubisoft and the Works Council had discussed a formula that’d pay a worker’s monthly salary multiplied by 1.5 and by the number of years they’ve worked at the company, according to Game File sources. The formula is still subject to negotiations with the Works Council and has not yet been part of an official offer to workers. It could be adjusted up or down, and it could be supplemented with additional bonuses. Asked about the floated payout formula, a Ubisoft rep told Game File, “The terms of a potential voluntary departure program remain subject to negotiation with employee representatives. No final agreement has been reached, and we won’t comment on specific proposals while discussions are ongoing.” Game File is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe Item 2: Epic’s AI adventures Epic Games (Fortnite, the Unreal engine) is all-in on using AI to try to transform the way it makes video games and game-making tools. It’s leaders appear to be undeterred by any resistance among gamers and some game developers around generative AI—and instead emboldened by advances, particularly in AI-assisted programming. A recap of the last three days: On Monday, Bloomberg reported that Epic management told workers last week that development of an upcoming game combining Star Wars and Marvel characters would be “AI first.” Employees would be expected to use AI models such as Claude to code the game. A manager told Epic’s developers there would be “[n]o more hand-written code” and that art for the game would be “generated with full AI workflows,” per the outlet. Just ahead of that story running, Epic founder Tim Sweeney tweeted: “We have a huge pivot underway here at Epic, moving developers around to retool for maximum AI acceleration. The aim isn’t to do the same stuff with fewer people, but to enable everyone here to build MORE and BETTER stuff, and to bring the benefits to all teams using Unreal.” In a follow-up, Sweeney predicted that most game development processes would be at least three times faster a year from now than they were in January 2026, thanks to AI. To a person on X who told him he was failing to read the room, Sweeney said: “Much of the room wants it to be 2016 again, but it’s not. Our job, as the provider of tools and technology to much of the industry, is to design for the present that is and the future that will soon be.” On Wednesday, Epic announced it was releasing a faster launcher for its Epic Games Store marketplace. It did so by stating in a blog post as clear as could be that the launcher is an AI-enabled, vibe-coded project: Programming is hard. So, instead of doing that, we vibe coded a new Epic Games Launcher that’s way faster and more responsive than the current one, and has a new look. Programming is hard? That was unexpected phrasing from a company founded by a legendarily great programmer. Back in 2011, Sweeney told me that he’d picked up programming quickly as a kid and rejoiced at the power it gave him. “I could look at any program that anybody else had written and, with enough effort, build something cooler.” Item 3: The Xbox Labs experiment (and one of the people behind it) Microsoft’s Xbox division, which is flooding the zone with announcements lately, yesterday revealed a new internal tech-tinkering team called Xbox Labs. In the words of Xbox boss Asha Sharma Labs is “a small group of game makers, engineers and scientists whose job is to turn emerging ideas into things our players and developers can experience.” Conventional wisdom coming out of the announcement is that Labs is a team that’ll focus on ideas driven by generative AI. In her announcement, Sharma cited some of the dizzying achievements in tech and gaming over the past month as AI agents and other AI tools have been deployed to swiftly figure out how popular games work, then rebuild them and mix them up. She mentioned seeing ”games rapidly decompiled and rebuilt to run on hardware they were never originally designed to support” and said “[p]erhaps more surprisingly, we’ve seen many of the biggest games in the world have been remixed into the source code of another.” (Minecraft plus Elden Ring, for example, or Fortnite + Super Monkey Ball + Overwatch + Diablo + others.) Sharma also cited the work of Windows PC games being ported to run in browsers, a seeming reference to a recent AI-assisted fan port of Halo. Or perhaps Call of Duty or GTA. Sharma didn’t use the specific term “AI” in her memo, but she came close, citing AI “agents” and their potential for game-making tools that Labs could help craft: I think XBOX has an important role to play here. Coding became the first major workload for agents because they can write, run, and test software. Games share many of those same properties, and people spend more than 72 billion hours a year playing XBOX games, roughly five times the estimated time spent writing code worldwide. We’ve spent 25 years learning how to make great games, and I want our game makers to help shape what these new technologies make possible. As we learn, we’ll share the tools we build with developers across the industry, just as we always have. When I asked an Xbox rep if Labs was an AI-centric team, they said genAI was not the focus, describing it as having a broader mandate for using new tech in new ways in gaming. As an example, they pointed to Xbox’s recently launched disc-to-digital gaming usage rights program. Microsoft didn’t specifically name anyone involved full-time in Xbox Labs yesterday, but on social media and LinkedIn, I spotted Adrian Mato IDing himself as leading the creatio of tools at Labs and talking up the launch. Mato first caught my attention in late September, when he said on X that he was “starting to build a new team at Xbox focused on products and tools for how games get built and distributed as agentic tools become more capable.” At the time, he framed AI-based tools as a supplement to traditional game dev tools. “I don’t think we need to replace them,” he said. Since then, he’s publicly shown interest in AI and in games. He’s recently spent some of his X feed marveling at the power of AI agents and praising the lighting in the latest Gears of War. Following the Labs announcement yesterday, he enthused about the Xbox Labs’ stylish landing page. He wrote: “We built some fun tools to art-direct shaders in real time, experimented with interactive ASCII art, and sprinkled in lots of tiny details. “Move your mouse to leave a colorful trail that reveals the original footage, or interact with the video to trigger bursts of particles. “A lot of love went into making it all feel just right. “More to come”
Cold-proof alloys: Scientists find new class of metal that resist cracking at minus 423°F
Two niobium-titanium alloys stayed damage tolerant at 20 kelvin, minus 423°F, using twinning instead of dislocations.
PUBLISHER’S NOTE: Busy Fall
We have a busy fall ahead of us—and that’s always good news. We like to stay busy. We’re working on two special annual publications: the CNY Business Guide and the CNY Winter Guide. Both publications are designed to reach specific audiences in the community. We’re excited about these new editions and would like to share a few details about them. Let’s begin with the Winter Guide. Winter can be challenging, but it also offers plenty to celebrate. The new CNY Winter Guide will help readers embrace the season and make it more fun and enjoyable. This year’s annual publication will feature an extensive calendar of events, compelling stories, and curated lists of things to do and see throughout the winter. This will be our 31st annual issue. It is one of the few publications—if not the only one—devoted exclusively to winter in Central New York. For advertisers, it offers a valuable opportunity to reach readers across the region. As we tell prospective advertisers, one ad works for them all season long. Rates start in the low $200s. The guide will be available at hundreds of high-traffic locations, including all Wegmans stores and select Price Chopper and Tops Friendly Markets locations. It will also be available online, with every ad hyperlinked so readers can click directly through to the advertiser’s website or Facebook page. Our network of drivers will also deliver the guide to hundreds of high-traffic locations several times throughout the winter. The publication will be out by Thanksgiving. The CNY Business Guide is a one-of-a-kind publication that many readers use as a reference. Unlike the books of lists published by business journals across the country, it comes in a glossy, full-color magazine format. It also ranks employers in four counties, with a particular emphasis on Oswego and Onondaga and substantial information about Cayuga and Jefferson. It is an ambitious project that requires extensive research, phone calls, careful fact-checking, writing and design. In short, it takes a great deal of work—and we’re glad to take on the challenge. The guide is widely distributed to business and professional readers throughout Central New York. The Business Guide gives companies an excellent opportunity to highlight their growth and expansion, showcase new products, and share other noteworthy developments. For readers, it provides a valuable snapshot of companies across the region, including what they do and who leads them. The guide will be published in early December. We invite companies to advertise in both publications. Advertising costs are relatively low, and each guide offers access to a broad audience across Central New York. Wagner Dotto is the editor and publisher of Oswego County Business Magazine.
Are Bank Lobbies Still Relevant?
Local banking leaders say technology is changing the way customers use their banks — and their lobbies By Deborah Jeanne Post [caption id=attachment_11109 align=alignright width=300] Steve Gorczynski is M&T Bank Central New York regional president.[/caption] When was the last time you entered the lobby of your bank? If it’s been a while, you’re part of a trend of eschewing the lobby in favor of ATMs, drive-thrus, online banking and remote deposit. A 2025 study performed by the American Bankers Association revealed that only 9% of consumers use bank branches as their preferred way to do banking and 76% prefer mobile banking. The trend away from the lobby reflects consumer behavior in other areas of doing business, including online shopping instead of perusing the mall, ordering fast food at a kiosk, not at the counter and selecting curbside pick-up rather than walking into the restaurant. Consumers want convenience and going in the lobby adds another layer to the task. It also places consumers face to face with one or more representatives of the business, something less favorable to people feeling burned out from interpersonal interactions. Nixing or at least minimizing the size of the lobby isn’t necessarily negative for banks. Fewer people passing through their doors reduces overhead for building maintenance, staffing and furnishing. Greater reliance on virtual banking can mean closing brick and mortar locations and hiring fewer staffers to cover roles like teller and lending officer. “Our focus is on meeting customers where they are and giving them flexibility in how they bank,” said Steve Gorczynski, M&T Bank Central New York regional president. “While many everyday transactions can be supported digitally and through ATMs, branches remain important for more complex financial needs, offering face-to-face guidance and a more personal banking experience.” Talking with a commercial lender or working on a home mortgage are two examples where meeting face-to-face is more desirable for many people. They can receive immediate feedback to questions and can possibly reach their goals more quickly. But there’s little need to have a large seating area, long counters and numerous tellers for routine banking that’s quicker to handle virtually. Online banking can also help people on the go more readily complete banking tasks such as depositing checks, transferring funds among accounts and checking balances. [caption id=attachment_11135 align=alignright width=300] Tina M. Stephens is the vice president branch administration for Fulton Savings Bank.[/caption] “The traditional bank lobby is certainly being evaluated by most institutions today, as the typical large, open and cavernous spaces do not necessarily meet the needs of today’s customers,” said Tina M. Stephens, vice president branch administration for Fulton Savings Bank. “Traditional lobbies often bisect traditional teller stations and customer service areas, which adds confusion, especially for the demographic who routinely use online banking and only access the lobby for customer service needs.” Despite the rollback in physical locations across the industry, Fulton Savings Bank began modernizing its six branch offices in Oswego and Onondaga counties about three years ago and have finished four offices so far in Baldwinsville, Fulton, Constantia, and Phoenix. “We made the decision to build a new branch across the street from our current office in Brewerton which will be completed by the end of 2026, and we will begin the retrofit of our Central Square office in early 2027,” Stephens said. “Our efforts specifically address where we think customers will be in the next three to five years and have greater flexibility to make changes out into the future.” The bank may be onto something, as numerous reports state that screen-weary Gen Z young adults crave more in-person interactions than virtual ones. If the pendulum continues to swing in that direction, it’s hard to see all physical bank areas disappear, even if they change somewhat. Fulton Savings Bank has also consolidated its teller and customer service representative areas to larger “universal banker” areas, where the bank representative can address all customer retail needs. A one-stop-shop experience appeals to busy banking customers who want to perform a few different banking tasks in one visit. Stephens also said that Fulton Savings Bank made additional technology and security enhancements and created flex spaces to accommodate bank meetings throughout the two-county branch footprint. At Solvay Bank, Elizabeth Lavier, vice president marketing and communications manager, lauded digital and online services as convenient and flexible for managing finances; however, “technology is not meant to replace what matters most: the relationships behind every account that have always been at the heart of community banking,” she said. “Even in today’s digital-first world, people of all ages still value the opportunity to sit down with a trusted banker for personalized guidance. We understand that some of life’s biggest moments call for more than a screen.” Lavier views digital banking as another way for the organization to serve customers rather than a replacement for branches, tellers and lenders, which tend to serve customers better for transactions like buying a first car, purchasing a home, saving for a child’s education, or planning for retirement. “Those conversations, built on understanding, experience and personal guidance, are what community banking is all about,” Lavier said. “At the end of the day, banking is about more than transactions. It’s about helping our customers achieve their goals and being there for them every step of the way. By combining the convenience of digital banking with the care, commitment, and personal service of a local community bank, Solvay Bank offers customers the best of both worlds.” Are Paper Checks Destined to Disappear? With the ubiquity of debit cards, online payments, virtual checks and peer-to-peer payment platforms like Venmo, Zelle and PayPal, will paper checks become passe? “In my view, paper checks are unlikely to disappear in the near future,” said Tina M. Stephens, vice president branch administration for Fulton Savings Bank. “They continue to serve a practical purpose by providing a clear paper trail and tangible proof of payment.” According to the American Banker, a leading trade publication that covers the banking and financial industry, in 2024, checks accounted for 65% of all payment fraud losses. Paper checks should be phased out, according to the publication. “The phrase, ‘The check’s in the mail’ probably sounds strange to younger people because the era of paper checks is rapidly drawing to a close. Put bluntly, checks are an expensive, insecure legacy that is a drag on the U.S. economy. Rather than wait for them to vanish slowly, the pragmatic choice is to strategically accelerate the transition to paperless payments.”
Pender County health department holding flu clinics this week
The Pender County Health Department is holding community flu clinics this week at two locations.
Pender County health department holding flu clinics this week
The Pender County Health Department is holding community flu clinics this week at two locations.
RWJBarnabas Health and Rutgers Cancer Institute Among Only Six Health Systems Nationwide to Earn ASTRO APEx Accreditation for Excellence in Radiation Oncology Care
RWJBarnabas Health and Rutgers Cancer Institute have earned systemwide accreditation from the American Society for Radiation Oncology (ASTRO), becoming one of only six health systems nationwide to achieve APEx accreditation across 10 or more locations. This prestigious recognition underscores our commitment to delivering the highest standards of safety, quality and patient-centered radiation oncology care.
VT Markets Partners with Island Sports Club to Set the Gold Standard in Fitness and Trading
Global multi-asset broker VT Markets has announced a year-long partnership as the Official Partner of Island Sports Club, a premier sports and lifestyle network with locations in Canggu and Uluwatu, Bali, Indonesia.
Ballad Health mobile mammography unit to travel for Breast Cancer Month
Ballad Health is marking Breast Cancer Awareness Month by taking its mobile mammography unit to several new locations across the region, expanding access to bre
Pickleball facility franchisor files for bankruptcy as founder acknowledges business mistake: 'I own it'
The Picklr's Chapter 11 filing stems from costly lease guarantees on about 40 franchise locations as an investor group commits millions for restructuring.
Yes, scientists have captured real images showing black holes and their ferocious power. Here are some of the most spectacular | BBC Sky at Night Magazine
Real images showing the locations of black holes, as seen by how they glow in wavelengths of light and fire jets out into space.
CVS Health (CVS) Opens New Pharmacy Sites As Undervalued Narrative Holds
CVS Health (CVS) is expanding its pharmacy-focused format by opening nearly 20 smaller neighborhood locations across the US in 2026, including a new Roxbury site in the Boston area. Recent headlines around CVS Health have mixed signals for investors, with Medicare Advantage star rating setbacks and a legal probe weighing on sentiment, while the extended Cardinal Health distribution deal and a reaffirmed dividend provide a steadier backdrop. Even after a one-day share price decline of 1.87%...
Jim and Marilyn Simons lent their 68-metre superyacht to ocean scientists; an $80,000 system tested whether luxury vessels could help validate satellite data
Superyachts are usually associated with luxury travel, but the 68-metre Archimedes, owned by Jim and Marilyn Simons at the time of the research, also became a platform for marine science. During several deployments between 2018 and 2020, an autonomous measurement system aboard the yacht collected ocean-colour observations at a range of locations, including remote regions such as the Antarctic Peninsula.
Sentara Health to host free drive-thru flu vaccinations
PORTSMOUTH, Va. (WAVY) — Sentara Health will host free drive-thru flu vaccination events Saturday in Virginia. The events are going to be held at 16 locations in the Commonwealth, including m…
UNM College of Pharmacy to Offer Free Health Services
Community Outreach Day brings flu vaccines, health screenings and education to multiple Albuquerque locations on October 16
Ames Pridefest offers day of celebration, learning and entertainment
From stage performances to post-festival fun, Pridefest offers a full day of events at locations throughout Ames.
Buffalo County Health and Human Services offering free tick prevention kits
Tick prevention kits are available at various locations throughout the county.
CVS Health® reminds New Yorkers that MMR vaccines are available statewide amid measles outbreak
Eligible patients can receive MMR vaccinations at more than 530 CVS Pharmacy® locations across New York and at MinuteClinic® locations WOONSOCKET, R.I., Oct....
All 'Unsupervised Science' FBC testing facility locations in Control Resonant
How to shut down all FBC testing facilities
Baptist Health to provide free flu vaccines at Goodwill locations this November
Baptist Health and Goodwill of Arkansas are teaming p to provide free flu shots to community members this fall.
Planned Parenthood launches menopause care services in Dayton, Cincinnati locations
Planned Parenthood Southwest Ohio Region is launching a new service at its Dayton and Cincinnati locations for patients looking for relief from menopause and perimenopause symptoms.
Champion Homes grows via another acquisition
Troy-based Champion Homes has acquired an Alabama-based manufactured housing company with nine retail locations around the south.
Chip City closes all locations amid economic challenges
Chip City, a New York City-based gourmet cookie chain, has closed all 22 remaining locations nationwide due to tough consumer spending and evolving preferences.
Your ballot, your move: Early voting starts Oct. 6
By Kevin Hendricks, nm.news — New Mexico voters can start casting ballots Oct. 6 for the Nov. 3 general election. There’s no reason to wait in line on Election Day, or to walk into the booth guessing. Early voting opens Oct. 6 at county clerk offices. On Oct. 17 it expands to more locations across […]
NWA C-Suite: Alan Wright
Under Wright’s leadership, Action Mechanical has expanded from two office locations to now having offices in Rogers, Jonesboro, Maumelle and Tulsa, Okla. Wright’s team includes more than 200 employees, $90...
Planet Fitness acquires Bakersfield’s Body Xchange Health Club locations
Body Xchange Health Clubs announced that they have been acquired by Planet Fitness.The announcement was posted on their social media pages.The company said that
Muchacho comes to Decatur; Kelly’s Market under new ownership
Muchacho, a West Coast-style taco shop with locations in Atlanta, plans to open its third spot in Decatur. The city will consider its alcohol license on Oct. 5, after police approval.
The Roost expands with a third Reno location, introducing three different business models
Explore The Roost's expansion in Reno with its new locations on Robb Drive and in the ROC facility, plus a look back at its Booth Street roots.
CEO SUNDAY: Tropical Smoothie Cafe CEO says 'listening and learning' are keys to success
Max Wetzel said that staying close to franchisees, employees and customers has helped guide decisions as Tropical Smoothie Cafe has grown to nearly 1,800 locations.
Fiber arts guild plans demonstrations
Foothills Weaving and Fiberarts Guild will offer a basket workshop and public waiving and spinning demonstrations at two locations in Clinton.
Popular cookie chain abruptly closes all locations after years of rapid expansion
Chip City abruptly closed all of its locations after expanding from a New York cookie shop into a multistate chain backed by millions in outside investment
164 slot machines seized in Sarasota County illegal gambling bust
The slot machines were taken from three locations in Englewood, officials say.
Gas station owner fined for deceptive business practices in Ocean County, NJ
County officials say they caught the owner advertising gas as one price on his digital signs, then charging a different price at three locations
Coastal forces shape building sciences practice
When Built Environments relocated to Wilmington, the firm’s partners weren’t looking for the lazy tranquility one hopes for when on vacation. Instead, they sought sultry heat. They wanted to understand whipping coastal winds and punishing precipitation – the kind that tropical storms produce. That’s because how materials degrade can reveal a lot about how they can be improved. “We specifically chose the Wilmington market because it does fall within Climate Zone 3A, which is a coastal warm-humid climate,” said Jarrett Davis, who joined Built Environments in 2023 to lead the company’s building science practice. “There’s not a lot of product research in that climate zone, but there are a lot of structures here that get weatherized pretty severely.” Built Environments has provided building science, material testing and code compliance consulting for 25 years, ever since principal materials scientist Steve Doggett founded the company in Minnesota. “There are very few manufacturers that understand fully how their own materials and products work, whereas we know their shortfalls and their benefits out in the real world on jobsites,” Doggett said. “That’s why the original Built Environments was formed, to make buildings better.” He said the 15-employee company is just as comfortable on a jobsite, retrofitting a high-end beachside property, for example, as it is recreating some of the coast’s most intense weather conditions in the great indoors. The company operates an A2LA-accredited ISO/IEC 17025 mechanical testing laboratory on Wright Street. The year-old facility has expanded Built Environments’ in-house capabilities, Doggett said. “We’re able to simulate that hurricane wind (and) rain and perform structural and impact testing on wall assemblies, roof assemblies and glazing assemblies,” he said. “There are certain requirements that those windows and doors need to meet as far as wind ratings and pressure ratings and things of that nature.” Standard Glass Co.-Glass Depots, of Wilmington, is currently testing a new glazing system using Built Environments’ stress testing, the partners said. One method involves what’s called a “large missile cannon.” “We take 8-foot two-by-fours, and we shoot them at assemblies, so they have to withstand that impact,” Davis said. “It’s pretty cool to see, I’m not going to lie.” In many cases, the lab can run a full, wall-scale test of a product in a matter of weeks or months, whereas “it might take midrange manufacturers years,” Doggett said. “We’re nimble. We can cut that time in half.” The lab also develops intellectual property. Doggett, for example, shares a patent with Sustant LLC, of Minnesota, on a fastener patch to increase the air and water tightness within building envelopes. “We have too many ideas and not enough time,” he said. But the partners noted that they or their fellow principals – of which the company has four total, including a principal engineer and a principal codes and standards expert – could be anywhere on a given day, including in the courtroom providing expert testimony in contentious insurance cases. “Let’s say there is a fire on a structure,” Davis said. “We can analyze all the specific materials within that assembly – an exterior wall or something like that – because there are loads that require certain heat release. And so, we can measure each one of those materials, if need be, to say if this was likely or not a code-approved assembly.” Despite what can be inferred in a lab, the partners said nothing beats learning from how materials change over time under real-world strain. Take, for instance, the curious case of the creaking condo. “We recently had a customer that came to us trying to assess a sound issue of a roof. It was making noises that no one could explain or account for. How do you tackle something like that?” Doggett asked rhetorically. “There’s really no generally agreed-upon methodologies.” The problem turned out to be a faulty installation of a commercial roof system. “The building in this particular case was not local,” he said. “In the initial installation, the commercial roofing contractor installed the wrong fasteners in the wrong locations into the deck, and essentially the solar radiation was causing the building to move quite substantially early in the morning when the sun initially hit that assembly after a quite cool evening, causing the threads on the fasteners to kind of jump within the material, within the metal.” Built Environments designed an effective repair methodology that was within budget, the partners said. “We get the bizarre,” Doggett said. “I will say that’s something that has stayed the same over 25 years.” The partners said they are hiring, and that Cape Fear Community College is one of their main recruiting grounds. Davis and Doggett look for talented people who can understand traditional methodologies yet are open to on-the-job training and new understandings, they said. After all, it’s not just weather that can ruin a building. “My favorite saying is,” Davis said, “‘What are the eight most expensive words in construction? That’s how my daddy used to do it.’”
Coastal forces shape building sciences practice
When Built Environments relocated to Wilmington, the firm’s partners weren’t looking for the lazy tranquility one hopes for when on vacation. Instead, they sought sultry heat. They wanted to understand whipping coastal winds and punishing precipitation – the kind that tropical storms produce. That’s because how materials degrade can reveal a lot about how they can be improved. “We specifically chose the Wilmington market because it does fall within Climate Zone 3A, which is a coastal warm-humid climate,” said Jarrett Davis, who joined Built Environments in 2023 to lead the company’s building science practice. “There’s not a lot of product research in that climate zone, but there are a lot of structures here that get weatherized pretty severely.” Built Environments has provided building science, material testing and code compliance consulting for 25 years, ever since principal materials scientist Steve Doggett founded the company in Minnesota. “There are very few manufacturers that understand fully how their own materials and products work, whereas we know their shortfalls and their benefits out in the real world on jobsites,” Doggett said. “That’s why the original Built Environments was formed, to make buildings better.” He said the 15-employee company is just as comfortable on a jobsite, retrofitting a high-end beachside property, for example, as it is recreating some of the coast’s most intense weather conditions in the great indoors. The company operates an A2LA-accredited ISO/IEC 17025 mechanical testing laboratory on Wright Street. The year-old facility has expanded Built Environments’ in-house capabilities, Doggett said. “We’re able to simulate that hurricane wind (and) rain and perform structural and impact testing on wall assemblies, roof assemblies and glazing assemblies,” he said. “There are certain requirements that those windows and doors need to meet as far as wind ratings and pressure ratings and things of that nature.” Standard Glass Co.-Glass Depots, of Wilmington, is currently testing a new glazing system using Built Environments’ stress testing, the partners said. One method involves what’s called a “large missile cannon.” “We take 8-foot two-by-fours, and we shoot them at assemblies, so they have to withstand that impact,” Davis said. “It’s pretty cool to see, I’m not going to lie.” In many cases, the lab can run a full, wall-scale test of a product in a matter of weeks or months, whereas “it might take midrange manufacturers years,” Doggett said. “We’re nimble. We can cut that time in half.” The lab also develops intellectual property. Doggett, for example, shares a patent with Sustant LLC, of Minnesota, on a fastener patch to increase the air and water tightness within building envelopes. “We have too many ideas and not enough time,” he said. But the partners noted that they or their fellow principals – of which the company has four total, including a principal engineer and a principal codes and standards expert – could be anywhere on a given day, including in the courtroom providing expert testimony in contentious insurance cases. “Let’s say there is a fire on a structure,” Davis said. “We can analyze all the specific materials within that assembly – an exterior wall or something like that – because there are loads that require certain heat release. And so, we can measure each one of those materials, if need be, to say if this was likely or not a code-approved assembly.” Despite what can be inferred in a lab, the partners said nothing beats learning from how materials change over time under real-world strain. Take, for instance, the curious case of the creaking condo. “We recently had a customer that came to us trying to assess a sound issue of a roof. It was making noises that no one could explain or account for. How do you tackle something like that?” Doggett asked rhetorically. “There’s really no generally agreed-upon methodologies.” The problem turned out to be a faulty installation of a commercial roof system. “The building in this particular case was not local,” he said. “In the initial installation, the commercial roofing contractor installed the wrong fasteners in the wrong locations into the deck, and essentially the solar radiation was causing the building to move quite substantially early in the morning when the sun initially hit that assembly after a quite cool evening, causing the threads on the fasteners to kind of jump within the material, within the metal.” Built Environments designed an effective repair methodology that was within budget, the partners said. “We get the bizarre,” Doggett said. “I will say that’s something that has stayed the same over 25 years.” The partners said they are hiring, and that Cape Fear Community College is one of their main recruiting grounds. Davis and Doggett look for talented people who can understand traditional methodologies yet are open to on-the-job training and new understandings, they said. After all, it’s not just weather that can ruin a building. “My favorite saying is,” Davis said, “‘What are the eight most expensive words in construction? That’s how my daddy used to do it.’”
Columbia Health expands annual flu fair outreach to additional locations and day
Columbia Health expanded its annual flu fair this year, adding a second vaccination location and an extra day. Eligible affiliates have one day left of the four-day fair to stop by and get vaccinated.
2 massage businesses suspected of trafficking shut down in Kennewick sting
The same locations were shut down earlier this year under different names.
How much Class A office space is available in the CBD?
This map shows the locations of Class A office space in the Des Moines Central Business District based on data provided by brokerage firms CBRE and Colliers. Click on a site to see how many spaces are available and the total square footage in each building. Graphic created by Kate Meyer with Flourish The Central…
Starbucks Is Closing Stores to Grow. That Sounds Backward Until You See Why
Starbucks shows that sometimes getting smaller, closing underperforming locations, and reinvesting in what works is the path to growth.
Stanton Looks to Curb Crime Hot Spots With New Business License Rules
Stanton officials are amending their business license rules to prevent illegal activity from repeatedly popping up at commercial locations .
Health department, NorthLakes Community Clinic offering local flu shot clinics
Appointments are encouraged, but walk-ins are welcome at all locations, according to the health department.
Meritage to close 38 restaurants as Wendy’s fight unfolds
Meritage Hospitality Group plans to close 38 restaurants as the Wendy’s franchisee fights to retain control of 314 locations in Chapter 11.
Flu shots now available for the UK campus community
UK students, employees and community members can now schedule their seasonal flu shots at convenient campus locations.
Did your favorite local Starbucks just close? These 36 SoCal locations are likely shuttered
Starbucks said it would close 250 locations in North America as the chain battles increased competition. Thirty-six of those locations appear to be in Southern California.
Pennsylvania health network plans dinners to thank local veterans
LEWISTOWN, Pa. (WHTM) — A Pennsylvania health system is thanking veterans this fall. Geisinger will host free drive-through appreciation dinners for local veterans at 12 locations, including …
CT man accused of stealing, forging checks from local business and paying juvenile to deposit them
Investigators allege that the man contacted the juvenile to deposit the checks for him at different bank locations and said he would pay him $5,000.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
I Had 5 Key Pillars of Health Tested, in Less Than Six Hours
With two Biograph locations, one in New York and one in the San Francisco bay area, the preventative care clinics evaluate assessments across five key pillars of health.
Trump promised to campaign in midterm battlegrounds. He's starting in deep red states instead
While organizers insist the rallies are in locations with media markets that span state lines and they will help bolster broader turnout, Trump's itinerary is yet another sign of the uphill fight that his party faces.
Novant Health sells 36 urgent care sites to S.C. system
Novant Health is selling 36 urgent care locations to Prisma Health, South Carolina’s largest healthcare system. Terms weren’t disclosed.
Read about 20 business updates in New Braunfels
New Braunfels welcomes new restaurants, coffee shops and retail stores while celebrating local business anniversaries, relocations and ownership changes.
Wisconsin senator introduces bill to ban ICE, CPB agents from polling locations
Sen. Tammy Baldwin said the legislation sends a message to the president that lawmakers are watching, even if there’s no chance the bill passes before Election Day.
Encompass Health celebrates opening of new Bangor rehabilitation hospital
The for-profit health organization has expanded its footprint in recent years with plans to open hospitals in several locations around the country.
Prisma Health to Acquire Urgent Care Centers
Prisma Health announced an agreement to acquire 36 urgent care locations in South Carolina (formerly Doctor's Care) from Novant Health, expanding access to convenient care for communities across the state. The acquisition includes approximately...
Prisma Health to acquire 36 South Carolina urgent care centers from Novant Health
Prisma Health announced an agreement Thursday to acquire 36 urgent care locations across South Carolina from Novant Health.