SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Bond " 606 found 🔀 AI-powered Shuffle
Tottenham to fly to Marbella for team bonding
Tottenham manager Roberto De Zerbi to take his squad to Marbella for team-bonding training camp after clash against Manchester United
Wake County GOP wants voters to reject school bond referendum. Others disagree.
Wake County Republican and Democratic parties have taken opposing positions on five county and local bond referenda on Nov. 3 ballot.
Report: Man arrested after road-rage shooting in Las Vegas business parking lot
A suspect in a road-rage shooting at a southwest Las Vegas Sam’s Club posted a $50,000 bond ahead of an Oct. 12 court appearance, court records show.
Two Orlando Magic Rookies Looking to Take Major Leap
After forging a bond through rookie adversity, Jase Richardson and Noah Penda embrace a competitive offseason to transform into consistent, two-way anchors for Orlando’s emerging rotation.
America's bond market may be catching a break
France is the latest flashpoint in the global bond selloff as mounting debt worries rattle investors and send government borrowing costs higher.
Financially troubled Redeemer Health failed to make a bond payment on Sept. 1
The Montgomery County nonprofit that owns Holy Redeemer Medical Center in Abington Township said it is working on "a reorganization of our hospital system to ensure its continued viability."
Meet the two cofounders who went on a 10-month-long trip before starting their $350 million business—they say you should too
They trekked through China, Colombia, and the Philippines—and it made their bond stronger.
Alpharus Health Expands Access to Mental Health Services Across Illinois
Chicago, IL, Oct. 07, 2026 (GLOBE NEWSWIRE) -- Alpharus Health is expanding access to mental health care across Illinois by bringing comprehensive behavioral health services to 11 of its 13 community outpatient clinics. Alpharus Health now offers outpatient mental health treatment services in Aurora, Bloomington, Carbondale, Chicago, Downers Grove, Gurnee, Jacksonville, Joliet, Peoria, Springfield, and Swansea. Alpharus Health also offers virtual mental health treatment for all Illinois resident
Wisconsin women's basketball coach sees new players bond early
Badgers coach Robin Pingeton is reassembling the team with several newcomers and says they're already showing initiative.
Tacoma police search for bail bond business bombing suspect
The front door of Bad Boys Bail Bonds was shattered by the blast.
Saoirse Ronan addresses husband Jack Lowden’s 007 rumors after admitting she wants to play a Bond villain
Saoirse Ronan discussed her husband Jack Lowden’s rumored new 007 role after admitting she’d love to play a Bond villain one day.
US stocks hit record high, shrugging off bond market turmoil
The artificial intelligence boom keeps rolling, sending stocks to record highs: The S&P 500 rose 0.7% on Tuesday and hit 7,830 points, an all-time high and its first intraday record high in almost two months.
Prince George’s Co. Council votes to advance billion-dollar entertainment venue project
The Prince George’s County Council voted 11-0 authorizing up to $215 million in special obligation bonds to help build the entertainment complex.
Choosing Between Good And Evil: The Omega Seamaster Diver 300M James Bond And Spectre Collection
✓ Introducing the Omega Seamaster 300M James Bond And Spectre Collection ✓ A tough choice between good and evil ✓ Check it out ✓
Introducing: The New Omega Seamaster Diver 300M James Bond & Spectre Editions (Live Pics)
The brand commemorates this year's James Bond Day with some special new Seamasters.
Euro slides as French fiscal worries grip markets
By Ankur Banerjee SINGAPORE, Oct 5 (Reuters) - The euro weakened sharply on Monday to a 17-month low as fiscal worries in France amid a steep bond market rout stoked
Rebuked by Bond Market, Bessent Says ‘House’ Does Not Always Win
The Treasury secretary said in an interview with Axios that he cannot control the Treasury market but argued that U.S. bond yields would come back down over time.
Orlando Magic's Jalen Suggs Details Key Differences in Coaching Staff
Jalen Suggs reveals how a lifelong bond with new head coach Sean Sweeney is fueling a systemic shift in Orlando, prioritizing disciplined efficiency over past habits.
Franciscan Health presenting The Family Dinner Project
News release, Franciscan Health: Initiative aims to help families connect over meals MICHIGAN CITY, Ind. – Franciscan Health is again hosting The Family Dinner Project, a free program focused on helping families connect, laugh and grow one meal at a time. The program provides easy recipes, fun conversation starters and simple activities to help dinnertime become a positive experience for the whole family. The Family Dinner Project sparks real conversations without cell phones, builds stronger family bonds, removes mealtime stress by making it fun and fits into any schedule or lifestyle. All families are welcome, whether big or small, multigenerational
HSSPX: West De Pere FRCC-North Frontrunners
(WFRV) – In this week’s episode of High School Sports Xtra, we featured a thriller in our Game of the Week between West De Pere and Bayport. We also put the spotlight on our Xceptional Athlete from Bonduel, Carter Moesch, and recapped the best matchups from week 7 of the high school football season.
XCEPTIONAL ATHLETE: Bonduel’s Carter Moesch
Bonduel, Wis (WFRV) – This week Local 5 Sports highlights our Xceptional Athlete Carter Moesch, a four year varsity football player for Bonduel High School. Moesch plays both offense and defense for the Bears, serving as a running back and a linebacker. He excels in both positions, but if he had to choose one, his […]
'Bond King' Bill Gross shares his best and worst investments ever
Pimco billionaire Bill Gross told BI why he's a big fan of pipeline stocks, and walked through a terrible wager he made in 1969.
Carbondale business community preps for busy month
CARBONDALE — With SIU students in town, alumni coming to visit and the fall atmosphere finally rolling in, October is a big month for business in Carbondale.
Fed rate hike odds plunge, stocks soar after dismal jobs report
The soft September jobs report suggests the Fed might not have to rush to raise rates this month. Stocks surged and bond yields dropped on Friday.
The Latest Challenge to Data Centers? Restive Investors.
Rising government bond yields are beginning to upend the economics around the artificial intelligence build-out.
California voters to decide $7.5 billion science and health research bond measure in March 2028
Gov. Gavin Newsom (D) signed Senate Bill 895 (SB 895) on Sept. 30, sending a $7.5 billion bond measure that would fund scientific and health research and development to voters on March 7, 2028. SB 895 would also establish the California Foundation for Science and Health Research within the Government Operations Agency and the California […]
California voters to decide $7.5 billion science and health research bond measure in March 2028
Gov. Gavin Newsom (D) signed Senate Bill 895 (SB 895) on Sept. 30, sending a $7.5 billion bond measure that would fund scientific and health research and development to voters on March 7, 2028. SB 895 would also establish the California Foundation for Science and Health Research within the Government Operations Agency and the California […]
French bond sell-off ‘reminiscent of the euro crisis’ as Paris proposes cuts and tax rises
Rolling coverage of the latest economic and financial news
Rising yields are wreaking havoc on stocks outside the AI trade
After the 10-year Treasury yield rose as high as 5.34% for the first time since 2002, stock traders are fiercely debating when the selloff in bonds will start to trigger
$7.5B plan for California science agency free from Trump’s influence will go to voters
Championed by UC scientists, the bond measure scheduled for the March 2028 ballot would help offset federal research cuts by the Trump admin.
Supreme Court to review key part of Trump’s immigration policy
(CNN) — The Supreme Court agreed Thursday to review President Donald Trump’s policy of imposing mandatory detention without bond hearings for people who entered the country illegally, taking up one
The Academy of Natural Sciences of Philadelphia: “A Glorious Enterprise” comes to a sad end
by Greg Mayer The Academy of Natural Sciences of Philadelphia, the oldest natural history museum in the United States, is closing. Drexel University, with which the Academy became affiliated in 201…
Newsom signs UC-backed $7.5 billion research bond measure for 2028 ballot
This post was updated Sept. 30 at 9:33 p.m. A UC-backed bond measure to fund scientific research across California will appear on the March 2028 ballot.
Jackson County Health Department hosts walk-in clinics for flu season
The Jackson County Health Department will host walk-in clinics across Murphysboro and Carbondale to help make flu and COVID-19 vaccines more accessible.
Carbondale dad deep into national Super Dad contest
CARBONDALE — A local dad is in the running for a national contest with a simple message: a super dad is a present dad.
US futures dragged lower as oil prices and Treasury yields climb
U.S. futures are edging lower as oil prices climb and bond yields continue to pressure stocks. Futures for the S&P 500 dipped 0.1% on Wednesday, while those for the Dow
Debt service and the Pentagon. Private equity and the politics of the US housing market. The return of black lung disease & the Franco-Prussian War in color.
Thank you for opening your Chartbook email. RALPH BALSON. 1890—1964. Oil and enamel, signed. Source: Gavekal This going to hurt - the two 7s in the US: diesel and mortgage rates Source: Gavekal In the US housing market, costs are soaring and the role of corporate, private equity-backed buyers is high on the mid-term election agenda. HEY READERS, THANK YOU for opening the Chartbook email. I hope it brightens your day. I enjoy putting out the newsletter, but tbh, what keeps this flow going is the generosity of those readers who clicked the subscription button. If you are persuaded to click, please consider the annual subscription of $60. It is both better value for you and a much better deal for me, as it involves only one credit card charge. Why feed the payments companies if we don’t have to. Subscribe It is striking how, since 2020, big banks have dropped out of the political spotlight in the US. For contributing subscribers only. Subscribe Rates of the lung disease pneumoconiosis among working US coal miners have risen to levels not seen in nearly 40 years Source: Bloomberg Chinese Clean Technology Exports For contributing subscribers only. Subscribe Ralph Balson (1939) Portrait of Grace Crowley Cole, G. O. & Haseman, S. M., (2023) “‘The Substance of Paint’: Class and Materiality in the Work of Ralph Balson”, Open Library of Humanities 9(2). Ralph Balson (1890–1964) was an English plumber and house painter who emigrated to Australia in 1913 and subsequently became a key member of Sydney’s artistic avant-garde. He is credited with having the first solo exhibition of purely abstract painting in Australia in 1941. Despite his role in developing Australian non-objective painting, Balson remained principally a house painter, working on his art practice at weekends. In 1955 he retired on a state pension and became a full-time artist. Balson’s artistic education and methods were critically shaped by his working-class background. He did not travel abroad until 1960 and was an avid auto-didact. His materials, palette, techniques and compositional strategies were likewise informed by his trade. Balson’s profession as a painter-decorator made him conspicuous within the predominantly middle-class Sydney art scene, though his painting partner Grace Crowley considered it an advantage in their pursuit of constructive painting. This paper explores the impact of Balson’s trade on his trajectory towards pure abstraction. While his art was at odds with the predominantly figurative mode of class-conscious art in Australian Modernism, we argue that it is embedded in the experience of class through its creative adaptation of labour into aesthetics. Source: OLH Svetlana Alexievich, The Art of Oral History No. 1 Paris Review Issue 257, Fall 2026 Interviewed by Elena Kostyuchenko INTERVIEWER How were you able to go to Chernobyl? Did you need special papers? ALEXIEVICH It was a time of chaos. They let me right into the zone. … More than anything, there was confusion. Adamovich [Ales Adamovich, the Soviet Belarusian writer], I remember, persuaded Gorbachev to send in the scientists, who showed up without even bringing their shaving kits. They were told that there had been an explosion at a nuclear power plant, but for some reason they thought that they’d be there for only a day or two. The first time I went was several months later, and people kept telling me about things they didn’t understand—how the fishermen couldn’t find worms, because they’d burrowed deep into the earth, how the milk wouldn’t curdle at the cheese factories. The honeybees wouldn’t come out of their hives. The evacuations started, I think, in the first month. The old women hid, they wouldn’t leave. I mentioned radiation to one of them and she said, “I’ve seen that radiation, all right! It’s yellow with green in it. I saw puddles of it in my garden, and I told the other women, and we ran and looked, and she had it in her garden, and the other one, too!” God, it was wild, the way the mind made sense of it. There was a story going around about Gorbachev telling the scientists to show him the radiation. “We can’t, it’s invisible.” “But I want to see it!” I also ran into the soldiers who’d been flown in on helicopters from Afghanistan. I asked them, “What are you doing here with your machine guns?” They said, “We’re collecting the radiation, that’s what.” So you had some of them running around with their guns, others out in the village washing off firewood or burying soil in the soil. These were the kinds of things that exploded our worldview. They made you realize that culture was just a chest filled with old manuscripts. There were no books in there that could help me. Our philosophers turned out to be useless when faced with the unprecedented. Derrida, Baudrillard—philosophy fell silent. What was happening? How would we live with it? That’s when I decided it simply needed to be witnessed. Which is what I did. INTERVIEWER I wanted to ask about how you talk to people. … ALEXIEVICH Yes, we sit and we talk—about what interests me and about life in general. About love, about everything in the world. That way, what comes out is three-dimensional. If you cut straight to the part you need, which is what journalists do, it won’t be interesting, and it won’t be the truth, either. Not the whole truth. INTERVIEWER Do people always open up when you ask questions, or can questions get in the way? ALEXIEVICH You have to ask questions, of course. Your job is to scour away the banality and return people to their true selves, to make them face what they rarely tap into. With every new person, you have to find a new way to do it. When you ask an interesting question or you share what happened to you, you help people really think about what they’re saying and not just repeat whatever they’ve picked up from the newspaper. But not everybody is capable of it, not everyone wants to put themselves through that. Either the chemistry starts to kick in or it doesn’t. A person might be wonderful, but you can tell that the conversation just isn’t going to happen. You can try to push it, but it will be a product of your own intellect, rather than of that mysterious connection. Life doesn’t come from the mind. Some people I can call two years after our last conversation, and they’ll say, “Oh, Svetochka! I think of you all the time,” and we’ll start talking again. With others, that won’t happen. That doesn’t mean they’re not extraordinary people, just that you can’t connect with them. They might have some insight, but you don’t have the right antenna to pick up their signal. Source: The Paris Review Colorized Franco-Prussian war … the ruins of Strasbourg with a French photographer and his mobile dark room. Ralph Balson (1961) Matter Painting If you’ve scrolled this far, you know you want to click: Subscribe
CAS launches program for breakthroughs at science frontiers
The first batch of 10 projects under the program was unveiled at the media event, targeting research in fields such as the synthesis of new elements, the nature of dark matter and dark energy, microscopic measurement of chemical bonds and the creation of synthetic cells.
Light-driven nickel catalyst forms chemical bonds using less metal
Pharmaceuticals, fine chemicals, and agrochemicals are produced industrially using a wide range of chemical reactions. These processes need to become more efficient, less expensive, and more sustainable.
Tiffani Thiessen said she was ‘questioning my career’ after not landing role in James Bond film
‘Saved by the Bell’ alum Tiffani Thiessen said she was one of the final three candidates in an audition process for a James Bond film and the rejection was ‘one of the hardest’ she endured.
The Beclowning of Scott Bessent
One iron law of current politics is that nobody who associates themselves with Donald Trump emerges with a shred of credibility. For some, that’s not a big loss — it’s not as if anyone respected Pete Hegseth even before he decided that the key to military success in an age of drones and AI was more testosterone. For others, however, the costs are real. I’m old enough to remember when Marco Rubio was widely considered a reasonable, thoughtful politician. Right now, however, my candidate for the biggest loser is Scott Bessent, the Secretary of the Treasury. Bessent started out with significant reputation to lose: When Trump selected him, this was the headline in the Financial Times: Jason Furman, Barack Obama’s chief economist, described him as a “credible Treasury secretary who has a real understanding of the global economy”. But Bessent has now transformed himself into the Baghdad Bob of bonds. Three weeks ago, after intervening (for reasons that remain somewhat unclear) to support the Japanese yen, Bessent boasted about his ability to move markets and dared investors to bet against his, declaring “I am the house now.” He then tried to push long-term interest rates down, buying 30-year U.S. Treasuries in a move some have compared to paying down part of your mortgage by running up your credit card balance. Here’s how that’s going so far: To get some perspective on how high interest rates have gone, here’s a longer-term perspective: We haven’t seen interest rates this high since the fading days of the dotcom bubble. Why are interest rates hitting new records? The backdrop, as I argued in last Sunday’s primer, is the huge AI-driven investment boom; more on that next week. But the immediate cause of the latest interest rate spike was Trump’s rejection of an Iranian proposal to end the war. This rejection sent crude oil prices, which for a while had fallen considerably, shooting back up: It’s notable, by the way, that oil prices remain high even though a significant amount of oil is now being shuttled through the Strait of Hormuz by night, on smaller vessels. That’s an interesting story, which has a lot to do with the fact that oil from the Hormuz shuttle runs must be transferred to larger vessels before being shipped to markets in Europe and Asia; around 15 percent of the world’s large crude carriers are now parked off the coast of Oman, waiting to be tanked up. This is creating a shipping crunch: But that’s a topic for another day. For now, the point is that with oil still high and refined products, especially diesel, still close to record levels, inflation will remain elevated. And this in turn means that the Federal Reserve will keep short-term interest rates high, an expectation that is feeding into longer-term rates. Hence Bessent’s bond-market humiliation. The truth is that Bessent might not have been able to get interest rates down even in the best of circumstances. But he certainly won’t get anywhere as long as Trump keeps believing that he can somehow convert his Iran debacle into a triumphant victory. And Trump will keep believing that as long as he is surrounded by sycophants who tell him what he wants to hear. Sycophants like, for example, Scott Bessent, who is predicting the imminent collapse of the Iranian economy, possibly within two weeks. Bessent is right to say that the embargo on Iranian oil exports is placing the country under great economic strain. But his implicit prediction that this will quickly produce a deal that Trump can call victory looks no more plausible than his boasts about the bond market. The big question now is, why would anyone with a reputation to lose work for Donald Trump? As the beclowning of Bessent shows, joining the Trump team won’t just damage your reputation; it will utterly destroy it.
Generous paternal leave policies improve maternal and newborn health, family finances and workplace equality
Leave for the non-birthing parent after a new baby arrives gives the family an opportunity to bond.
Generous paternal leave policies improve maternal and newborn health, family finances and workplace equality
Leave for the non-birthing parent after a new baby arrives gives the family an opportunity to bond.
Honolulu Zoo Elephants Are Healthy, Active And Loved
Mari and Vaigai have also developed strong bonds with the people who care for them.
‘Heart of the Beast’: A profound survival drama
Few films have so persuasively conveyed the bond between man and dog
Official: Italy international Scalvini extends Atalanta contract
Atalanta confirm Giorgio Scalvini’s contract extension: ‘A bond forged in childhood and now strengthened even further.’Italy international Scalvini has signed a new contract with his club Atalan...
Families and healthcare providers reunite at Nebraska Medicine's annual NICU reunion
Families and healthcare providers shared hugs, appreciation and gratitude; celebrating the bond between them.
Residents see preview of Bonds Ranch Road bridge over Business 287, railroad crossings
Preliminary design includes relocated rail lines at the intersection.
Lewis Bond elevated from Week 3
Texans WR Lewis Bond will be available to play in the Week 3 game
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
East Texas mother, daughter share bond through business, community giving on National Daughters Day
In honor of National Daughters Day, a Smith County mother and daughter are sharing how their relationship extends beyond family to small business ownership and community philanthropy.
"Inter means family". The exclusive interview with Lothar Matthäus
"I am proud to be able to tell my kids and my friends that I played for this Club, that I was an Inter player." Those words perfectly capture the deep love and special bond Lothar Matthäus developed ...
Global bond sell-off deepens amid fears US economy may be running too hot
Rolling coverage of the latest economic and financial news
Citrus Health Network director accused of stealing more than $1 million
Thomas Jardon is being held on a $700,000 bond after being accused of stealing $1.2 million in public dollars from the Miami-Dade County Homeless Trust.
WTFN Merges Fred Media & Digital Arm Radar To Form Studios Business
Australian producer WTFN Group has pulled together TV distribution arm Fred Media and digital division Radar to form an integrated studios operations.
Faculty Spotlight: Ronyhel Peguero teaches ‘the language of business’ to Zicklin students
At Baruch College, many students learn that accounting is the language of business. From preparing financial statements to analyzing bonds, Ronyhel Peguero’s accounting lectures often serve as students’ first introduction into the business world. As a Baruch alum, Peguero began his journey to the college’s prestigious Stan Ross Department of Accountancy in the same classrooms...
Why Japan’s markets matter so much for America
From surging bond yields to US intervention to support the yen, Japan’s financial markets are undergoing major shifts that have consequences for investors and borrowing costs around the globe.
Marion, Carbondale to host free health fairs for Heartland seniors Sept. 22-23
Both fairs are free to the public and will feature local healthcare providers, senior service organizations, and legislative information.
Column: Three ballot measures on housing, medical research but only one no-brainer
Analyzing three state bond measures that are on the ballot for the Nov. 3 election.
TV Shocker: 96% RT James Bond-Like Show Canceled by Prime Video
Prime Video has pulled the plug on one of its most-watched originals of the summer. The streamer declined to renew the spy comedy starring Hannah Waddingham and Octavia Spencer for a second season. Pa...
Salma Hayek and Angelina Jolie share rare glimpse at their ‘connection’ and friendship
Salma Hayek and Angelina Jolie opened up about their bond, which grew stronger when they worked on ‘Without Blood’ together.
TC Business Council Hears About CDD Changes, School Bond Measure, PG&E Challenges
Over 20 business leaders in Tuolumne County attended a monthly luncheon this week hosted by the Tuolumne County Business Council.
Wall Street drifts as bond yields rise and oil prices swing
Wall Street is drifting toward the finish of an up-and-down week, and U.S. stock indexes are mixed following losses in Europe and gains for Asia. The S&P 500 was virtually
Bank of England expected to slow bond-buying programme and hold interest rates today
Rolling coverage of the latest economic and financial news
Carbondale Area Science and Technology Club hosts STEM Night for elementary students
Members of the Carbondale Area High School Science and Technology Club hosted a “Blast Off to Summer” STEM Night for Carbondale Area Elementary students toward the end of the 2025-26 school year. Throughout the evening, students explored ex…
Stocks fall as Fed delivers hawkish rate hike
The U.S. Federal Reserve raised interest rates by 25 basis points, causing global stocks to fall and bond yields to rise amid inflation concerns.
10th Circuit judge asks DOJ for info on ‘disturbing’ immigration detention practice
A member of the Denver-based federal appeals court made an unusual request to a U.S. Department of Justice lawyer on Tuesday to investigate the apparent practice of withholding bond hearings for those in immigration custody months after a precedent-setting ruling found the government’s view on mandatory detentions unlawful. In the past year, Colorado’s U.S. District […]
Day 2 Of Bonduel Founders Day Coverage: Vendors and Live Entertainment
BONDUEL, WI – Bonduel Founders Day returns this Saturday with more than 100 vendors expected, along with food, activities and live entertainment throughout the downtown area. Organizer Kayla Prichard says there is still room to add more vendors before the event. “There is a little […]
DEAG Deutsche Entertainment AG (HAM:LOU) Bondholders Approve Change-of-Control Amendment
DEAG said bondholders approved amending terms of its 2025/2029 bond tied to a Change of Control. DEAG will pay a one-off 0.10% of nominal per bond and says the approval enables the planned cash capital increase by Apeiron Investment Group Ltd.Material DetailsContext by AI AnalystThis is a mid-cycle…
Man out on bond shoots buyer over PlayStation in business parking lot, deputies say
A man is in custody after allegedly shooting a buyer during an online sale gone wrong in a store parking lot, according to investigators.
Arthur J. Gallagher & Co. Acquires Innovise Business Consultants
/PRNewswire/ -- Arthur J. Gallagher & Co. today announced the acquisition of Englewood, Colorado-based McMillan Insurance & Bonding Inc., dba Innovise Business...
James Bond Game 007 First Light Delayed Until 2027 on Nintendo Switch 2
James Bond game 007 First Light has been delayed yet again on Nintendo Switch 2, and will now arrive in March 2027.
The time Scott Bessent tried to outsmart the bond market
Scott Bessent joined the Trump administration last year armed with formidable experience in markets, the widespread respect of Wall Street and limitless confidence.
Personnel note: Angela Bonds joins Better Together
'Better Together has built an incredible model that brings people together to strengthen families before they reach a crisis.'
Aon seeks to raise $13.5 billion from bond sale to fund USI deal
It's one of the biggest M&A financing deals to come to market in 2026.
Giants Lose Devers for Season After Playing Through Injury
Rafael Devers heads to the Injured List for core surgery, ending a gritty first full season with the San Francisco Giants, marked by 37 home runs and the team's best power numbers since Barry Bonds.
Chemistry textbooks have been getting this wrong for nearly 100 years
A foundational chemistry concept found in textbooks for almost 100 years may have been taught incorrectly. Researchers say the inductive effect in neutral molecules appears to extend only across one chemical bond, rather than gradually weakening over three or four bonds as traditionally taught. The team argues that updating this explanation could make organic chemistry easier to understand and provide a stronger foundation for future research and innovation.
US SECTORS CALL: Energy, Information Technology & Health Care
Rising bond yields and oil prices weighed on stocks last week, though a mostly in-line CPI report on Friday sparked a rebound. The S&P 500 still fell 0.8%, with nine of the 11 sectors declining. Energy (OW) led, rising 2.0%, and it tops the sector derby
Surging inflation puts interest rates back in focus as policymakers meet in Japan, US and UK
Iran war and turbulent global bond markets add to pressure as rate decisions loom this week in major western economies
Rafael Devers Approaching Barry Bonds’ San Francisco Giants Record
Despite his team’s season-long struggles and his own early-season slump, Rafael Devers is having one of the best seasons a San Francisco Giants hitter has had in a long time.With a strong finish to the season, Devers can break a franchise record held by Barry Bonds.Rafael Devers Closing in on Record From Barry Bonds’ Historic […] The post Rafael Devers Approaching Barry Bonds’ San Francisco Giants Record appeared first on HEAVY.
Jaclyn Smith turned down role in James Bond movie because of “Charlie’s Angels” scheduling conflict
Smith wrote in her new memoir about being offered a part in “Moonraker.”
The Power of Shared Pregnancy: Parents Build Bonds Before Babies' Arrival
Soft squeals of joy interrupted the quiet at the Birth Center of Denver each time a new stroller pushed its way through the door.“You guys, look at us!” said new mom Courtney Allison, with her 6-week-old snuggled into her baby carrier.“Yeah, we’re like parents and stuff,” fellow new mom Riley Russell responded.Moms were beaming. After ...
Cary's Bond Park to host Adapted Sports Day
Fall adapted sports day will be held Saturday, September 12, from 10 a.m. to 2 p.m. Participation is free and the day is open to the public. ‘
Merchants Bonding announces new leadership structure
West Des Moines-based Merchants Bonding Co. announced today that current President Larry Taylor will become the company’s chief executive officer, effective Jan. 1, 2027. The CEO role is newly created for the organization. Taylor will continue to serve as chairman of the company’s board of directors. Taylor has selected Chief Financial Officer and Chief Risk…
Global oil hits $105 per barrel and bond yields surge
Oil prices rose Thursday, with Brent crude hitting $105 per barrel for the first time since May, as conflict in the Middle East continued to roil global markets.
Andre Grey and Reggie Rose: From Eagles to Bees
By their own admission, if you looked at Andre Grey and Reggie Rose within the Brentford B squad, you may not notice the tight bond they share.In reality, their shared journey dates back to their form...
Goldman says Treasury buybacks won't be enough to tame bond yields
Treasury yields remained elevated after the department said it would repurchase up to $6 billion of 10- to 20-year debt.
CNBC Daily Open: Apple's new iPhone bends. Bond vigilantes, not so much
Loads of new features, but guess what people were looking for? The crease, and how visible it is.
Winterville man held on $125,000 bond after alleged ECU Health disturbance
A Winterville man is being held on a $125,000 secured bond after his arrest in connection with an alleged disturbance at ECU Health Medical Center, according to
Bessent’s political turn in GOP speech tests his bond-market credibility
Treasury Secretary Scott Bessent's planned Republican convention speech in Dallas is raising questions about how politics could affect market confidence in him.
Entertainment Listing: Sept. 9
Wednesday Sept. 9 Little Nashville • Marion Writers Rounds, 6 p.m. PK’s • Carbondale Trivia, 8 p.m. Advertisement Booby’s • Carbondale Gritty Biscuit & Guitar Rabbit, 8 p.m. Hangar 9 • Carbondale Karaoke Night, 8 p.m. Thursday Sept. 10 Booby’s • Carbondale Open Mic Karaoke Night, 8:30 p.m. Hangar 9 • Carbondale ...
Rock Creek Entertainment District bond preparations continue after judge denies injunction
Norman’s Rock Creek Entertainment District construction and bond preparation can move forward following a four and a half hours hearing where Cleveland County District Judge Michael Tupper ruled in favor
‘Pitiful’ no more: Why business leaders say Madison County needs new $48M conference center
The Board of Supervisors approved issuing $48 million in bonds to fund the project at a meeting Tuesday morning.
Exclusive: Two of gaming’s biggest names are making a big investment in gaming’s future
The first thing to know about the Nova Games Foundation is that it isn’t about The Game Awards. And it’s not about PlayStation. The ambitious new grant program is the brainchild of Geoff Keighley and Mark Cerny. Keighley is the host of The Game Awards, Summer Game Fest and Opening Night Live. Cerny is a game designer of some 45 years and the lead architect for the PlayStation 4 and 5. But this new thing, which they’re revealing through Game File, isn’t about their day jobs. It’s an unaffiliated, standalone philanthropic project. It’s a bet on the artistic future of video games and a way, they tell me, to give back. “I’m nearing the end of my career,” Cerny recently told me over email. “I’m not done yet, but paying it forward—in the best way possible—is very much on my mind these days,” The Nova Games Foundation is a university-affiliated fellowship program, intended to offer six-figure grants to 20 young game designers each year, potentially for decades to come. It will offer no-strings-attached funding along with mentorship from games industry leaders, a combination intended to aid the development of groundbreaking new games, Cerny and Keighley told me. Nova will begin accepting applications in December, from class of 2026 and 2027 students from 13 affiliated gaming programs at universities in eight countries. The schools working with Nova include the New York University and the University of Southern California in the U.S., along with Abertay University in Scotland, Cnam-Enjmin in France, TH Köln in Germany, and the Royal Melbourne Institute of Technology in Australia, Cerny and Keighley said. The plan: $100,000 per recipient, with about a quarter of Nova fellows eligible for up to $500,000 more for projects that are shaping up particularly well. Payments will be delivered based on development milestones, and recipients will own their games. Nova will help promote the work, and developers will be free to pursue the publishers and platforms of their choice. Nova can help introduce fellows to publishers, but won’t take a cut. “I’ve always wanted to give back, but given my role in the industry, I’ve never felt it appropriate to commercially invest in games,” Keighley told Game File. “I’ve never owned stock in a game company or taken a financial stake in a game. Nova is philanthropy: we aren’t taking equity or looking to recoup the grants. The return we’re hoping for is creative—helping new voices make games and find their footing. “Mark and I have each made multi-million-dollar donations to establish the foundation, and we intend to keep contributing. We hope others will join us.” Cerny and Keighley have already hired an executive director, John Maconga, and a head of grants, recent Game Developers Conference director Ashley Corrigan, to help launch the effort. They’re working to recruit game industry leaders to join the effort. Keighley says “dozens of leading game directors have already expressed interest in contributing their time.” To name one, they’ve already gotten Josef Fares, lead designer from It Takes Two and Spit Fiction studio Hazelight on board with a donation and pledge to help out. “I’m proud to support Nova because it gives the next generation of creators the freedom to explore their creativity and hopefully bring their unique visions to life,” Fares told Game File. A plan forged from a friendship Keighley and Cerny have known each other a long time. It’s been so long, Cerny isn’t even sure exactly when they met. “We travel in much the same circles and I’m sure first intersected in the 90s or early 2000s,“ Cerny said. Keighley thinks it might have been during his stint writing a column about the mid-’90s console 3DO for a gaming magazine while Cerny was working on games with Crystal Dynamics or on Way of the Warrior with Naughty Dog. They became genuine friends about a 10 years ago, Keighley said, as they bonded over a shared love of games and a hope to improve the industry. “About a decade ago, we started having dinner a few times a year in LA,” Keighley said. “Just to catch up on life and the industry. Those conversations continued over Zoom during COVID. Nova grew out of that friendship and a question we kept coming back to: ‘What could we do to help the next generation of game directors get started?’” Keighley credits Cerny with the idea to figure out a way to put their money and time back into the industry. At one of those dinners, Keighley proposed the idea of a fellowship program. He’d recalled applying for a Rhodes Scholarship when he was younger. “Spoiler: I didn’t get it,” he said. He’d admired the MacArthur Foundation’s so-called “genius grants.” He liked these kinds of programs that recognized people’s talents and gave them the financial boost and the freedom to realize their potential. With Cerny, he had pondered what a game industry version of that could be. Keighley liked the idea of centering the fellowship on students, drawing inspiration from the accomplishments of Jenova Chen, the USC game design graduate who went on to lead the creation of gently moving, ambitious games such as Flower and Journey. Keighley also thought it could be useful to help promising graduates bridge the transition from student to professional. “Joining an established studio isn’t always possible—especially in today’s market—and even then, it isn’t the right path for everyone,” Keighley said. A fellowship, he realized, could give “graduates the time, resources and guidance to pursue a game of their own and not worry about the commercial viability.” As the idea took shape, Cerny also saw an opportunity to enable more games of a certain type: “The target with the grants is games as an artistic medium,” Cerny told me. “We like to say games with ‘artistic, literary and societal value.’” He added: “I’m a pretty big gamer myself, though I tend to gravitate towards the smaller and more unique or artistic titles, games like Neva, Abzu, Gorogoa, Stray or Outer Wilds. I was just playing and Roger on a flight to Japan, and was getting misty eyed to a degree that I was concerned that a flight attendant would ask me if I was OK. “So one fun benefit here is the games that will come out of the Nova Games Foundation – I can’t wait to play them myself.” Cerny believes it will also be useful for Nova fellows to hone their craft and team leadership skills. “We are looking for the next generation of visionaries,” he said. “The trick is that they will also need to have the executive function necessary to drive a small project to completion.” Game File is a reader-supported publication. To receive new posts and support my reporting, please consider becoming a free or paid subscriber. Subscribe Going big with this Keighley and Cerny may have started Nova and may be the ones primarily backing it right now, but they’re dreaming of something that goes beyond them. “Mark and I may have helped get it started, but one of our measures of success is that Nova grows into something the entire games industry feels a sense of ownership in,” Keighley said. “Our ambition is to build a lasting endowment supported by people and companies across the industry, and an equally broad community of creators willing to give their time and experience to the next generation.” The industry has a lot of knowledge that it can pass to the next generation, Keighley said: “Nova can hopefully become a way to connect that generosity with talented young creators at the moment when it can make the biggest difference.” Cerny, who told me he believes Nova can mature “over the next 10 or 20 years,” sees an opportunity to give generations of game makers momentum. “The industry has changed immeasurably since I started in games in 1982,” he said. “These graduates have talent, training and tools that outclass what we had back in the day by an astonishing amount. But they face a tough road ahead getting traction in the industry, and many could benefit from our support. We want to be there to give it to them.” “There’s a personal side to this, too,” Keighley said. “I don’t have children, and I’ve spent a lot of time thinking about what I can do for future generations. Games have been my entire career. I’ve been incredibly fortunate, and helping someone else build a life in this industry feels like a meaningful way to give back.” Cerny’s oeuvre dates back to Marble Madness and Sonic the Hedgehog 2. He has stood on stage multiple times to reveal the future of PlayStation hardware. He’s been an executive producer for a string of modern PlayStation classics such as The Last Guardian and Marvel’s Spider-Man. Nevertheless, of Nova, he said, “It’s certainly not like anything I’ve done before.” Nova Foundation applications will be due in December and the first wave of fellows will be announced in March 2027. A full list of participating universities and steps students and recent graduates can take to apply to become a Nova Fellow is forthcoming.
Mental Health Minute: Bonding with your children through social media
Setting screen-time limits with your kids can be a tall task, but parents are finding ways to bond with their teens using social media.
How 9/11 bonded Michael Strahan with his ‘little brother’ Pete Davidson
Michael Strahan reveals how he and Pete Davidson were connected through 9/11 in the new documentary, ‘9/11: United We Stand — 25 Years Later,’ available to stream on Hulu and Disney+.
How 9/11 bonded Michael Strahan with his ‘little brother’ Pete Davidson
The new documentary, “9/11: United We Stand — 25 Years Later,” is available to stream on Hulu and Disney+.
New James Bond feature film to première at GoldenEye
A new feature documentary exploring the life, imagination and enduring legacy of James Bond creator Ian Fleming – titled Ian Fleming and the Curse of James Bond – will première at GoldenEye, Fleming’s former Jamaican home, during the 80th anniversary year of the villa’s construction. Directed by Adam Low, the film examines Ian Fleming’s life, imagination and legacy beyond the legend of 007, considering the contradictions, pressures and fascinations that shaped both the man and the charged literary world he created.
Devers Recent Power Surge Makes Giants History with Mays, Bonds
The San Francisco Giants superstar joins elite company after a historic six-game tear.