SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Center " 11,768 found 🔀 AI-powered Shuffle
Community Market a super summer kickoff in Fulton
FULTON — It was a super market in Fulton on Saturday.The Fulton Community Market joined forces with the Greater Oswego-Fulton Chamber of Commerce’s Fulton Farmers Market and the CNY Arts Center Arts Market to bring a variety of goods and activities to downtown Fulton. × This page requires Javascript. Javascript is required for you to be able to read premium content. Please enable it in your browser settings. kAmuF=E@? $2G:?8D q2?< AC@G:565 DA@?D@CD9:A[ 2?5 E96 6G6?E H2D AC6D6?E65 3J E96 uF=E@? $A64:2= tG6?ED r@>>:EE66]k^AmkAm$F?D9:?6 8C66E65 E9@D6 2EE6?5:?8 E96 DF>>6C 2>F?:EJ @C82?:K2E:@?D]k^Am #placement_726068_0_i{width:100%;margin:0 auto;}var rnd = window.rnd || Math.floor(Math.random()*10e6);var pid726068 = window.pid726068 || rnd;var plc726068 = window.plc726068 || 0;var abkw = window.abkw || '';var absrc = 'https://ads.empowerlocal.co/adserve/;ID=181918;size=0x0;setID=726068;type=js;sw='+screen.width+';sh='+screen.height+';spr='+window.devicePixelRatio+';kw='+abkw+';pid='+pid726068+';place='+(plc726068++)+';rnd='+rnd+';click=CLICK_MACRO_PLACEHOLDER';var _absrc = absrc.split("type=js"); absrc = _absrc[0] + 'type=js;referrer=' + encodeURIComponent(document.location.href) + _absrc[1];document.write('');kAmu@@5 G6?5@CD :?4=F565 |C] |:>F?:EJ |2C>F?:EJ |2C2;@C 6G6?ED 4C62E65 2?5 >2?2865 3J E96 ?@?AC@7:E[ 2==\G@=F?E66C $A64:2= tG6?ED r@>>:EE66 @7 uF=E@?] %96 6G6?ED 2=D@ :?4=F56 E96 2??F2= u2== u6DE:G2=[ E96 r9C:DE>2D %C66 {:89E:?8 6G6?E[ 2?5 E96 C646?E q:8 %CF4< s2J] %96 $A64:2= tG6?ED r@>>:EE66 :D ?@E 277:=:2E65 H:E9 2?J 8@G6C?>6?E2= @C82?:K2E:@?]k^Am googletag.cmd.push(function() { googletag.display('ad-2978731'); });
Backed by Threat of Clawbacks, Feds Wield Tight Grip on $50B Rural Health Fund
Mehmet Oz, head of the Centers for Medicare & Medicaid Services, framed the $50 billion Rural Health Transformation Program as “bold, creative plans” led by states. But as states have started to roll out their plans, federal officials control where and how the money is spent.
Is a transparent fish the future of brain science? This center is betting on it
One of the world's leading brain research centers is shifting away from fruit flies and toward a tiny, transparent fish. The goal: to understand how brains control the behavior of an animal or human.
Rochelle Walensky
The former director of the Centers for Disease Control and Prevention talks about threats to U.S. science and ways they can be stopped
UNM Professor Champions Community Voices in Health Research
The special April 2026 themed issue of the Journal of Clinical and Translational Science explores a defining question in modern health research: “How do academic health centers build trust, break down barriers and advance research shaped by the...
A sickness to our politics
Daniel R. Suhr | How did we get to the point where violence by the left is just part of the news cycle?
iSmash to open stress relieving entertainment center in Cypress
Co-owner Justin Mayo said he and Clayton Harris are holding a grand opening for the new iSmash location in Cypress on June 20 with the soft opening held on June 19.
Downtown Cape Girardeau business leaders meet to discuss collaboration
Local business leaders gathered Monday at The Collective, an event center in Cape Girardeau, to discuss strategies for supporting each other’s success and sustaining downtown growth.
Fells Point businesses raise concern over juveniles, open containers, illegal liquor sales
Chicago teen entrepreneur to have pet treats sold at Obama Presidential Center gift shop
Rochester Regional Health data breach: Letters sent to 18,600 patients after third-party vendor Xsolis hack
Rochester Regional Health patients received letters about a data breach, but the letters themselves looked like scams. The letters were sent by a third-party vendor and incorrectly identified the hospital system as "Rochester Regional Medical Center," which doesn't exist. Hospital officials confirmed to News10NBC the letters are legitimate despite the error.
Doctor on how social media can affect children's health, development
Dr. Scott Hadland, the Chief of Adolescent and Young Adult Medicine at Mass General for Children, said research shows real risks that social media can affect young people's sleep as well as their attention and focus in school.
Today’s Maryland Science Center is much different from the attraction that opened 50 years ago
The Maryland Science Center first opened 50 years ago at the intersection of Light Street and Key Highway.
UC wins $3.3M grant to study microplastics' effects on cardiovascular health
Microplastics are in the food people eat, the water they drink and the air they breathe. UC researchers are studying the impact microplastics have on the heart.
Golf entertainment center coming to Huntley, thanks to park district tax referendum
A voter-backed bond sale is helping to pay for
Atacama Desert’s center dried out 20 million years earlier than previously thought
Chile's Atacama Desert, which gets less than 5 millimeters (0.2 inches) of rainfall each year, started to form more than 40 million years ago — 20 million years before the Andes.
New York healthcare executive chosen to lead University Medical Center
Tammy Snyder, an experienced leader who oversees a nine-hospital organization in upstate New York, will join UVA in August.
CMS Requests Information on Review of the Essential Health Benefits Framework
What: On June 15, 2026, the Centers for Medicare & Medicaid Services (CMS) published a Request for Information (RFI) seeking public input to support a comprehensive review of the Essential Health Benefits (EHB) framework and the requirement
Portland-area District Attorneys sound alarm on Oregon Mental Health System crisis
Facing what they call a failure in Oregon’s mental health system, the district attorneys from three Portland area counties are speaking out Monday about the imp
Your cheat sheet to Anthropic's White House drama
Anthropic is at the center of another showdown with the Trump administration, this time over the company's Fable 5 and Mythos 5 AI models.
South Carolina DPH marks Men’s Mental Health Week, urging exercise and screenings
For Men's Mental Health Week (June 15-21), the South Carolina Department of Public Health (DPH) is encouraging men to get active
Jim Acosta ruthlessly mocked for comparing removal of Trump’s name from Kennedy Center to fall of Berlin Wall
Jim Acosta live-streamed for nearly 11 hours awaiting the removal of Trump's name from the Kennedy Center, then compared it to the Berlin Wall falling.
CMS creates new health tech office to lead interoperability efforts, digital products
The Centers for Medicare and Medicaid Services (CMS) aims to play a bigger role in health tech modernization efforts, including leading interoperability initiatives. | The Centers for Medicare and Medicaid Services (CMS) aims to play a bigger role in health tech modernization efforts, including leading interoperability initiatives.
CMS, HHS request information for potential modifications to ACA Essential Health Benefits
The Centers for Medicare & Medicaid Services and the Department of Health and Human Services issued a request for information (https://www.federalregister.gov/documents/2026/06/15/2026-11994/request-for-information-comprehensive-review-of-the-essential-health-benefits-framework-and-typical) June 12 seeking input on CMS’ review of the Affordable Care Act’s Essential Health Benefits framework and the requirement that the scope of EHBs is equal to the scope of benefits provided under a standard employer plan.
NYC Health + Hospitals/Jacobi | North Central Bronx Celebrates Blood Donations to Save Over 200 Lives
NYC Health + Hospitals/Jacobi hosted a blood drive with the New York Blood Center (NYBC) where over 80 donations were made that can save up to 243 lives.
Rhode Island health insurers request double-digit premium hikes for 2027
Some Rhode Islanders could pay significantly more for health insurance next year.
New Monroe County mental health office director appointed
Melissa Armstrong was previously program director of Rochester Regional Health's Behavioral Health Access and Crisis Center.
Berkeley Wellness Center to close as California shifts mental health funding
The arts-focused community space for people with mental health challenges is one of seven wellness centers in Alameda County that will close.
Family Entertainment Group, LLC appoints industry veteran Nick DiMatteo, ICAE as senior vice president, equipment operations & strategy
ITASCA, Ill. — Family Entertainment Group, LLC FEG, one of the nation’s premier operators of family entertainment centers, today announced the appointment of Nick DiMatteo, ICAE as Senior V…
New Research Reveals Growing Paradox at the Center of Business Travel
The 2026 SAP Concur Global Business Travel Survey shows business travel delivers value, but gaps between org and employee expectations widen.
AHL hosting Team Business Meetings in Grand Rapids
The American Hockey League is holding the 2026 AHL Team Business Meetings presented by Victory Live this week, with more than 250 representatives from the league and its member clubs gathering at the DeVos Place Convention Center in Grand Rapids, Mich.
NY Essential Plan: What To Do If You Lose Health Care on July 1
Hundreds of thousands of New Yorkers enrolled in the state's Essential Plan will lose their health coverage soon. Here's what you need to know.
Fort Leavenworth AFWC relocation supports greater access to preventive health services
The Fort Leavenworth Armed Forces Wellness Center will temporarily close June 19 as the program relocates to a new location on post within Munson Army Health Center. The center is scheduled to reopen June 29.
Trust In CDC Plummets Under Trump Administration, New Poll Shows
By Dennis Thompson HealthDay ReporterMONDAY, June 15, 2026 (HealthDay News) — Public trust in the U.S. Centers for Disease Control and Prevention (CDC) has taken a nose dive under the Trump administration, a new poll has found. Only 50% of U.S. adults now say they trust health recommendations issued ...
Being open and honest about men's mental health with News4's Tony Perkins
Men gathered at the Macy’s Metro Center to have an open discussion with WHUR’s Joe Clair and News4’s Tony Perkins about mental health on Saturday.
Vance’s new book puts his Catholic faith at the center of his story
The book arrives as Catholicism is, by some measures, experiencing a resurgence in the United States unlike anything in recent memory.
New sports complex to open in Madison
The center is located at 4845 Tradewinds Parkway in Madison. The complex has two international-size futsal courts, two volleyball courts, eight pickleball courts, a fitness space, a cafe, and a pub.
Oprah Winfrey blesses new CT scanner she helped fund in Hawaii
Maui Memorial Medical Center, a 214-bed acute care hospital in Wailuku, celebrated the new computed tomography machine with its imaging team on June 8.
North Canyon Medical Center and All Access Hosted by Andy Garcia Highlight Rural Healthcare Infrastructure and Advanced Robotics
As rural medical facilities face increasing operational challenges, North Canyon Medical Center joins the award-winning series, "All Access Hosted by Andy Garcia," to explore how technical innovation and organizational agility stabilize local economies and healthcare access.
Business roundup: Garden center closes, cookware shop opens and Ore House timeline uncertain
In this week’s business roundup: Botanical Concepts Garden Center in northeast Durango decided to call it quits this spring, a new cookware shop is set to open on Main Avenue, and a timeline for the r...
Novant Health Scotts Hill Medical Center hosts community day ahead of opening
Novant Health hosted a community day at Scotts Hill Medical Center ahead of its opening, giving neighbors their first look at New Hanover County’s first newly built hospital in decades.
Pittsburgh Riveters top Erie Sports Center for 5th straight win
Sabrina Bryan scored in the 21st minute to help the Pittsburgh Riveters score a 1-0 victory over Erie Sports Center (1-5-0) at Saxon Stadium on Sunday evening. Bryan buried a diagonal feed from Riverview grad Lola Abraham, finding the bottom corner of the net with a second touch for her
Trump puts himself at center of birthday spectacle
Trump marked his 80th birthday with a UFC fight staged on White House grounds — a spectacle that underscored how he has sought to turn sports, historically an escape from politics, into another front in America's divisions.
Study finds West Virginia gains on economy and air quality, but health and education lag
MBA Roundup: Harvard Business School Names 2026 Rock Venture Catalyst Cohort
Harvard Business School announces the 61 students who are building their startups at the Rock Center this summer.
French Quarter businesses discuss legal action against Sewerage and Water Board
Business owners say a lack of foot traffic is negatively impacting their profits.
Aspirus Health Welcomes Jennifer Loesch, North Division Chief Nursing Officer
RHINELANDER, Wis. – Aspirus Health is pleased to announce the appointment of Jennifer Loesch, DNP, MBA, BSN, NE-BC, as Chief Nursing Officer (CNO) for the North Division. In this role, Loesch will oversee nursing strategy and operations across Aspirus Eagle River Hospital, Aspirus Rhinelander Hospital, Aspirus Tomahawk Hospital, and Howard Young Medical Center in Woodruff, promoting excellence in patient care, safety, and nursing leadership. Loesch brings more than 25 years of healthcare experience span...
Kennedy Center exterior remains covered after Trump’s name is removed
Large striped tarps remained on the Kennedy Center’s exterior Sunday, prompting confusion and frustration from some visitors to the renowned arts venue after President Donald Trump’s name was removed over the weekend.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Aspirus Health encourages people to donate amid World Blood Donor Day
According to America’s Blood Centers, every two seconds someone in the U.S. needs blood.
Residents can get a look at new Talent Health Center in late June
Rogue Community Health helps lead effort; onsite weekly food pantry operates through ACCESS Rogue Community Health is offering the public a chance to tour its new clinic in Talent. The […]
1 killed, multiple injured in shooting at Richland County business
One person was killed, and others were injured in an early Sunday shooting at a business, according to the Richland County Sheriff’s Department.
Crab Tank program aims to lift up local entrepreneurs
Baltimore Homecoming's Crab Tank Entrepreneur Program seeks to lift up local business leaders.
Office suite catches fire at Point Loma Business Center
Firefighters quickly contained an early morning commercial fire at a business office building in Point Loma, preventing further damage and ensuring no injuries were reported.
Michigan Science Center Offers FREE Summer Admission for Detroit First Responders & Their Families
Designed to celebrate the important work of first responders while inspiring future STEM leaders, the program gives families a unique opportunity to explore the science and technology behind public…
Trump turns 80 with spectacle of cage fights at White House; issues loom
The bash comes while the U.S. and Iran are discussing a deal to the end the war, and after Trump's name was removed from Washington's Kennedy Center.
Trump turns 80 with spectacle of cage fights at White House; issues loom
The bash comes while the U.S. and Iran are discussing a deal to the end the war, and after Trump's name was removed from Washington's Kennedy Center.
U.S. DOJ continues elections investigation, fight to audit California’s voter rolls
First Assistant U.S. Attorney Bill Essayli said there is evidence of voter fraud as his office continues its investigation into the state’s election.
Leader of California Assembly elections committee defends state's process
The leader of the California Assembly’s Elections Committee defended the state’s elections system despite criticism this week from some voters, the President and various national media outlets including the New York Times.
California Politics 360 full episode | US Justice Dept. continues elections investigation
On California Politics 360, Ashley Zavala sat down with First Assistant U.S. Attorney Bill Essayli, who is leading the investigation.
Cal Fire expands aerial fleet amid jetfuel concerns
Cal Fire is enhancing its firefighting capabilities with new aircraft and increased staffing as it prepares for another challenging fire season in California, even as the state faces budget issues and uncertainty around fuel this summer.
Can This Man Govern Britain? (Can Anyone?)
Andy Burnham is using an American playbook to become prime minister. It could be the center-left's last chance.
Mapped: Where data centers are facing bans and moratoriums
Many Americans are resisting data centers across the country. Now, some lawmakers are responding with temporary moratoriums and outright bans.
Sarasota business park land sold to investor planning apartments
In the week's top commercial real estate news, a 100,000-square-foot industrial site leased in Tampa, 1,000 homes will be built in Lakewood Ranch, and a grocer-anchored center sells in Seffner.
Things to do in Lancaster: explore and experiment at the Lancaster Science Factory
The Lancaster Science Factory, a nonprofit science center, continues to spark curiosity and creativity among children and families with its dynamic, hands-on approach to learning. Featuring more than 80 interactive
See photos from the 2026 Miss Mississippi pageant coronation
A new Miss Mississippi was crowned during the pageant's coronation at the Vicksburg Convention Center in Vicksburg, Miss., on Saturday, June 13, 2026.
Chairman Anthony Rodriguez Introduces Legislation to Strengthen Oversight, Accountability, and Long-Term Success of Miami-Dade Mental Health Center
Miami-Dade County Commission Chairman Anthony Rodriguez announced legislation that will be considered by the Miami-Dade County Commission on June 16 to establish enhanced oversight, transparency, and accountability measures for the new Miami-Dade County Mental Health Center. While emphasizing his support for expanding mental health services, Chairman Rodriguez said the County must ensure that this significant
WHUR’s Joe Clair Brings Men Together for Honest Conversation About Mental Health
WASHINGTON, D.C. (Saturday, June 13, 2026) — Dozens of men filled the event space at Macy’s Downtown Metro Center Saturday for Well-Dressed Well-Being: A Men’s Mental Health Check-In, an afternoon of powerful storytelling, healing, and honest conversations designed to break the stigma surrounding men’s mental health. Hosted by WHUR 96.3 afternoon personality, comedian, and community advocate Joe Clair, […]
Journey brings Final Frontier tour to Heritage Bank Center. See photos
Journey performs at Heritage Bank Center in downtown Cincinnati for their Final Frontier tour.
Doña Ana County OKs more back pay for health workers at detention center
EL PASO, Texas (KTSM) — Doña Ana County commissioners voted on Friday, June 12 to provide additional back pay to employees working for the healthcare provider at the County Detention Center. …
Governor Wes Moore Celebrates the 50th Anniversary of the Maryland Science Center, Groundbreaking For Renovation of The Center’s Harbor Plaza, and Completion of Record-Breaking $15 Million Fundraising Campaign
Governor Wes Moore Celebrates the 50th Anniversary of the Maryland Science Center, Groundbreaking For Renovation of The Center’s Harbor Plaza, and Completion of
Obama Presidential Center's $470M safety net under scrutiny as subcontractors say they're owed millions
The Obama Foundation has yet to build a $470 million reserve fund meant to protect taxpayers, raising concerns as contractor payment disputes mount.
Dooley campaigns with Kemp in Middle Georgia as lawmakers allege 'pay-to-play politics'
Derek Dooley is making some of his final pitches to voters in Middle Georgia as the U.S. Senate runoff inches closer to Election Day, and his campaign faces...
The data center boom is colliding with the midterms
The majority of competitive House districts have data centers either planned or under construction, a POLITICO analysis shows.
After Twenty Years, the Miami Center for Mental Health and Recovery Is Finally Within Reach
For more than two years, I have sponsored and championed one of the most important public health efforts of my time in office: opening the Miami Center for Mental Health and Recovery at 2200 NW 7th Avenue, a place that will treat people living with serious mental illness instead of warehousing them in our jail.
After Twenty Years, the Miami Center for Mental Health and Recovery Is Finally Within Reach
For more than two years, I have sponsored and championed one of the most important public health efforts of my time in office: opening the Miami Center for Mental Health and Recovery at 2200 NW 7th Avenue, a place that will treat people living with serious mental illness instead of warehousing them in our jail.
Hundreds help kick off first ever Utica Unity Weekend
Face painting, cotton candy ring toss and more greeted children at Carnival Day the Utica Recreation Center on Saturday — and that was just one of the three days dedicated to Utica Unity Weekend, hosted by the city Youth Bureau and several community organizations.
Nurses rally in Kalamazoo over concerns about federal health care funding changes
Nurses at Beacon Kalamazoo gathered in Bronson Park on Saturday as part of a nationwide “Red Alert” tour, raising concerns about federal healthcare funding.
Novant Health Scotts Hill Medical Center hosts community day ahead of opening
Families and their pets attended the event outside the facility. Attendees met staff, learned about services and took guided tours inside.
Why Paul Skenes, at the center of the MLB's labor battle, believes the players need to dig in
When it comes to negotiations for the MLB’s next collective bargaining agreement, there are some misconceptions that Paul Skenes would like to clear...
Former Katy Area Theatre Transforming into Family Entertainment Destination
A former movie theatre near Katy will be redeveloped into a 70,000-square-foot entertainment center perfect to serve families in the growing Katy and Fulshear communities.
Maryland Science Center marks 50th anniversary; Harbor plaza groundbreaking
WBFF Fox45 provides local news, weather forecasts, traffic updates, notices of events and items of interest in the community, sports and entertainment programming for Baltimore and nearby towns and communities in Maryland, including Annapolis, Crofton, Glen Burnie, Linthicum, Pasadena, Severn, Cockeysville, Dundalk, Essex, Parkville, Owings Mills, Towson, White Marsh, Woodlawn, Hampstead, Sykesville, Taneytown, Westminster, Elkton, Perryville, Pt. Deposit, Rising Sun, Aberdeen, Abingdon, Bel Air, Edgewood, Fallston, Havre De Grace, Columbia, Elkridge, Ellicott City, Fulton, and Ocean City.
Department of Veterans Affairs stops LGBTQ+ veteran support
Internal VA guidance obtained by The Advocate raises questions about the future of specialized assistance for those who served.
Miami-Dade Must Act Now on the Miami Center for Mental Health and Recovery
On June 16, the Miami-Dade Board of County Commissioners is expected to take a vote that has been years in the making—whether to finally open the Miami Center for Mental Health and Recovery or allow it to continue sitting empty. The seven-story facility is fully constructed, renovated, certified, and ready to serve the community. It
Kirby Center celebrating 40 years of entertainment, education, community impact
WILKES-BARRE — Joell Yarmel, executive director of the F.M. Kirby Center for the Performing Arts, said this week that 40 years ago, a group of dreamers believed that live performance could transform a community.
Trump's Name Removed From Kennedy Center Building
The removal of Trump’s name came after a federal judge ordered the Kennedy Center to restore its original name by Friday, June 12.
Maryland Science Center celebrates 50 years with discounted admission and festivities
The Maryland Science Center is celebrating a milestone on Saturday, marking 50 years since its opening. The science center opened on June 13, 1976.
Science facility in Newport News breaks ground on new center
The Thomas Jefferson National Accelerator Facility broke ground Friday for a new center that will expand its mission into high-performance computing, artificial intelligence and the data-driven research to meet the demands of modern science.
Science facility in Newport News breaks ground on new center
The Thomas Jefferson National Accelerator Facility broke ground Friday for a new center that will expand its mission into high-performance computing, artificial intelligence and the data-driven research to meet the demands of modern science.
Workers begin removing Trump's name from the Kennedy Center
The work came hours after a court-ordered Friday deadline.
Workers begin removing Trump's name from the Kennedy Center
The work came hours after a court-ordered Friday deadline.
Workers begin removing Trump's name from the Kennedy Center
The work came hours after a court-ordered Friday deadline.