SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Storm " 896 found π AI-powered Shuffle
An Incomplete History of Seattle Sports
Sonics, Seahawks, Sounders, Storm, Steelheads, Mariners, Kraken, and more.
Quiz of the week: how do scientists hope to protect Earth from dangerous solar storms?
Have you been keeping up to date with physics news? Try our short quiz to find out
That's 'Entertainment!': Q and A with Jon King of Gang of Four
Gang of Four stormed out of Leeds, England in 1976, rewiring punk rock with a Molotov cocktail of jagged guitar, danceable rhythms, and intellectual political critique. The group remains one
Science with Stevie: Making your own rain gauge
Meteorologist Stevie Daniels shows kids how to become weather scientists with a fun summer experiment that measures rainfall from seasonal storms.
Mamdani-backed socialist candidate storms out of live interview when confronted with old social media posts
Darializa Avila Chevalier walked out of a radio interview after being pressed about controversial social media posts in her NY primary race.
'Hacks' star admits she stormed out of Emmys after losing to costar: 'Biggest sore loser'
'Hacks' star Robby Hoffman admitted she stormed out of the Emmys after losing to costar Julianne Nicholson: 'I was the biggest sore loser,' Hoffman told 'Drag Race' icon Trixie Mattel on her podcast.
Abigail Thorn is ready to storm 'House of the Dragon' Season 3
Even among the established "House of the Dragon" stars at the glamorous June 21 Season 3 premiere in London β including Olivia Cooke, Emma D'Arcy and Matt Smith β newcomer
Solar storms don't shock people directly β they induce electric currents in long metal, meaning power lines, pipelines and undersea internet cables become the very antennas that channel the damage into modern life
Solar storms do not electrocute people. They induce slow electric currents in long conductors β power lines, pipelines and undersea internet cables β which then channel the damage into substations and shore stations. The 1989 Quebec blackout took down a continent's grid in 90 seconds without a single direct strike from the Sun.
How can businesses keep safe?
A new sentencing bill introduced to the Stormont assembly in Marcg will make it a specific offence to assault a public facing worker.
Williamstown residents working to rebuild business after severe storm Thursday morning
A State of Emergency has been issued in Williamstown following severe weather Thursday morning, leaving uprooted trees and downed power lines.
Homes, businesses destroyed in Williamstown as strong storms rip through
Powerful winds tore through Grant County, toppling buildings and wrecking cars, leaving residents to face extensive damage and cleanup.
Woodstock business damaged in severe storm
Mountain Creamery in Woodstock was damaged when a severe storm moved through on Thursday.
Saints swept by Omaha in doubleheader
St. Paul was eliminated from first-half playoff contention Thursday evening after being swept in both games of a doubleheader against Omaha at CHS Field. With the losses, the Saints fell to 40-31 with three games remaining in the first half of the International League season. Game 1 Saint Paul knotted at 2-all through three innings before the visiting Storm Chasers put up four runs in the ...
A 'perfect stormβ: Why rural hospitals across Michigan are struggling
As Sturgis Hospital closes, there have been concerns raised over healthcare access in southwest Michigan.
Freeport business owner pleads for communityβs support to recover from storm
The business owner's family started a GoFundMe to support the cleanup.
French Quarter businesses face storm and flood project disruptions
Businesses on Decatur Street in the French Quarter are preparing for heavy rainfall from Invest 90L while dealing with challenges from a flood control project.
Why Trumpβs secret and vague MOU is stirring a political storm
The text of President Donald Trumpβs memorandum of understanding with Iran β when it is finally published β may not dispel his criticsβ fears of a bad deal.
2016 Cleveland Cavaliers reunite 10 years after NBA Finals victory
It's been 10 years since LeBron James and the Cleveland Cavaliers stormed back to win the NBA Finals over the Warriors.
Fund honoring late meteorologist to assist in global student experience
Jenni Evans, a world-renowned meteorologist whose research transformed the scientific understanding of tropical cyclones and strengthened storm forecasting worldwide, considered her studentsβ success her proudest accomplishment. The newly established Jenni Evans Fund in the Department of Meteorology and Atmospheric Science will ensure that those successes continue in perpetuity.
Toledo announces lineup for new live concert series
The Levitt BLOC Toledo Music Series was made possible thanks to a multi-year Levitt Music Series grant that was awarded to the city.
Xbox Game Pass adds new day-one game today
Xbox Game Pass subscribers can play Stormcloud Games' 3D action-platformer Junkster today, as it launches into the service for console and PC.
Seattle visits Portland, looks to break road skid
Seattle Storm (3-12, 0-7 Western Conference) at Portland Fire (7-9, 1-5 Western Conference) Portland, Oregon; Wednesday, 10 p.m. EDT BOTTOM LINE: Seattle Storm will look to break its six-game road skid when the Storm play Portland Fire. The Fire are 1-5 against Western Conference opponents.
Bronzeville Businesses Still Cleaning Up After Violent Storms, Water Main Break
BRONZEVILLEβ Multiple Bronzeville businesses are still cleaning up from a series of severe storms last week, with fallout including a busted water main
Is SMIC N+3βs Metal Pitch Smaller than Intel 18Aβs?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huaweiβs Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intelβs latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMICβs N3 process technology, Huaweiβs packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the worldβs most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customerβs COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and weβre excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Hereβs the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMICβs N+3 process, the most advanced in China. For comparison, weβll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls β SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the Westβs most advanced equipment. Here we see both Chinaβs progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huaweiβs Ο scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huaweiβs SoC history. HiSilicon is Huaweiβs chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMCβs largest customer β the only customer on TSMCβs first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huaweiβs in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mmΒ², the G99 is only ~29 mmΒ², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMICβs. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020βs families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huaweiβs design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030βs middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU clusterβs total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Appleβs efficiency cores run circles around Huaweiβs prime core. Appleβs low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huaweiβs prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030βs own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Appleβs 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7Γ faster, the Arm C1 Ultra 45% higher and 2Γ faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huaweiβs LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4β2.6Γ faster in WLE and ~3.2Γ faster in SNL. The Maleoon 935 is Huaweiβs first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7Γ faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huaweiβs NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. Weβre diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about whatβs in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsungβs 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mmΒ² for the CXMT G4 process, roughly equivalent to other manufacturersβ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the packageβs coefficient of thermal expansion (CTE) close to the PCBβs, reducing board-level warpage, and avoids the cost of a silicon interposer the SoCβs bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesnβt translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huaweiβs core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, letβs compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7βs HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3βs fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3βs fins are consistently taller, narrower and less rounded than N6βs. Weβre diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about whatβs in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMCβs FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2βs cell height of 252 nm. SMIC N+3 and TSMC N6βs HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMICβs density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mmΒ², slightly above TSMC N6 at 107.7 MTr/mmΒ². Even without EUV, SMIC has achieved density beyond TSMCβs mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intelβs heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cellβs track height β the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe Weβre diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about whatβs in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80β82 nm (M4βM6), 128 nm (M7βM10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layersβ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMCβs latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 Β΅mΒ². That is a theoretical peak density of 21.6 Mib/mmΒ². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 Β΅mΒ². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 Β΅mΒ². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mmΒ². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mmΒ² to 0.0392 mmΒ², an 18% shrink. The achieved density is 25.5 Mib/mmΒ², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16Γ 128 KiB arrays and 16Γ 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48Γ 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mmΒ² and a 32 KiB array was 0.0154 mmΒ². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mmΒ². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020βs 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mmΒ², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime coresβ private L2 cache uses a 2-bank design. As the prime coresβ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mmΒ² to 0.0142 mmΒ², ~17% smaller. The density is 17.6 Mib/mmΒ², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2βs bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEELβs teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. Weβre diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about whatβs in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mmΒ², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5βs cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mmΒ², on par with Intel 18Aβs HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huaweiβs roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (Ο) scaling law, reframing process scaling in the time domain. Ο is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huaweiβs terminology, this is called system-technology co-optimization. This is Huaweiβs answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huaweiβs alternative is to shorten wires, reduce buffering, and stack logic vertically. βLogicFoldingβ, Huaweiβs implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMDβs MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern coreβs delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a blockβs critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huaweiβs roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huaweiβs density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mmΒ², 38% less than Intel 18Aβs HD library. Huaweiβs 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mmΒ² by 2030. In 2031, the roadmap density jumps to 295 MTr/mmΒ², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huaweiβs methodology makes other foundries look much denser as well. Applying it to AMDβs MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mmΒ² in 2026, compared with Huaweiβs 295 MTr/mmΒ² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huaweiβs hybrid bonding solutions. Export controls changed Chinaβs optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huaweiβs LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the governmentβs direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibabaβs T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. Weβre diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about whatβs in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Science 4 Everyone: How to spot the different stages of the spotted lanternfly
Yes, that black and white insect you saw outside could be a spotted lanternfly. Storm Team4 meteorologist and science teacher Ryan Miller explains what the spotted lanternflyβs nymph stage looks like.
Final Injury Report for Valkyries-Storm: Will Ezi Magbegor Play?
The Seattle Storm may be without one of their key players in Friday nightβs game against the Golden State Valkyries.
NASA-Funded Research Follows Bird Flight; Birds Follow Their Noses
You might think birds skimming over the ocean wouldnβt seek wind unless it was pushing them in the
'Meet the Press' host Kristen Welker reveals what Trump told her after he stormed out of interview
'Meet the Press' host Kristen Welker reveals what Donald Trump told her the morning after he stormed out of their interview taped in Wisconsin on Sunday.
The White House UFC event is a perfect storm of fight culture and US politics
Joe Rogan calls it a βgimmickβ but Donald Trump says it will be βgreat for Americaβ. Welcome to the White House UFC event.
US Small Business Administration approves Economic Injury Disaster Loan after snowstorm
Rhode Island Gov. Dan McKee announced the U.S. Small Business Administration has approved an Economic Injury Disaster Loan declaration for the state.
Cooking up a Storm: Griffin Museum of Science and Industry shares fun food experiments for kids
ABC7 cooked up a science storm with a famous Chicago museum.
Sparks withstand Storm, win second straight
SEATTLE -- It's another road win for the Sparks.
Rain floods streets, damages downtown Orlando businesses
Heavy rain flooded streets and damaged businesses in downtown Orlando on Wednesday after a slow-moving storm dumped large amounts of water across the area.
It's a 'stormaganza' as 'Stop! That! Train!' hits theaters
Hold on to your wigs because βStop! That! Train!β hits theaters this weekend
It's a 'stormaganza' as 'Stop! That! Train!' hits theaters
Hold on to your wigs because βStop! That! Train!β hits theaters this weekend
Science on Screen event explores severe weather events and climate change
The Georgia Southern Museum concluded its Science on Screen series last week with an event focused on severe weather, climate change, and disaster preparedness.
Scientists Want to Build a Giant Shield Against Solar Storms
βWhen you apply some really serious physics to it, it does work.β
Chasing Storms for Science
Storm chasers Jen Walton and Anastasia Tomanek, of Girls Who Chase, work with the Doppler On Wheels team to pursue the secrets of tornadoes and hailstorms.
Jon Stewart Mocks Trump for Storming Out of βMeet the Pressβ Interview
'The hissy fit of an incredibly fragile man-baby.'
Alaskans Reel From the Loss of National Science Foundation Ocean-Monitoring Instruments
In the nationβs fastest-warming state with a multi-billion-dollar fishing industry and storm-threatened coastal communities, scientists say the federal governmentβs decommission of a deepwater sensor system is ill-timed and wrong-headed.
TST Images: Aces defeat Storm, 101-91, in Las Vegas
LAS VEGAS, NV β The Las Vegas Aces defeated the Seattle Storm, 101-91, in a WNBA game at Michelob ULTRA Arena on June 8, 2026 and The Sporting Tribune's DJ Cabanlong was there to capture the following TST Images.
Wilson hits 6,000 career points, leads Aces over Storm
LAS VEGAS β To the surprise of absolutely nobody, Aβja Wilson is the story.
Science 4 Everyone: How far away is Earth compared to other planets and the sun?
What is planetary conjunction? Storm Team4 meteorologist Ryan Miller explains how big planets are and how close they actually are to each other.
5 people injured at West Virginia NCAA super regionals game due to high winds and severe thunderstorms
TV tower goes down during storm at the Memorial Tournament
An intense storm rolled through the Columbus area and led to third-round play being suspended at the Memorial Tournament on Saturday at Muirfield Village Golf Club (Dublin, OH). Roughly 30 minutes after play at the PGA Tour event was suspended, the storm caused a TV tower to go down near the 10th green. Thankfully, nobodyβ¦
Fans injured as storm hits West Virginia Super Regional game
Several fans at West Virginia's Super Regional game were injured Saturday when heavy winds blew over an event tent next to Kendrick Family Ballpark, the university said.
Storms suspend third round of 2026 Memorial Tournament
Storms suspended third-round play of the 2026 Memorial Tournament in Dublin, Ohio.
From The Sports Desk: Carolina storms back to beat Vegas, even Stanley Cup Final
The Hurricanes scored three unanswered goals in the third period and won 4-3 in overtime to even the series 1-1. Plus, Swedenβs Viktor GyΓΆkeres is todayβs World Cup spotlight.
Reformβs Andrea Jenkyns storms out of meeting after discussion of Henry Nowak murder
Exclusive: Greater Lincolnshire mayor walks out on cabinet minister after row over social media role in community tensions
Netanyahu squeezed between Trump and election year politics
Trump's intervention over Lebanon caused a firestorm in Israel.
In a stormy session, workforce training wins were a bipartisan bright spot, business groups say
Bills that would restructure the state's workforce training programs β and redirect more federal money to the state, expand career programs beginning as early as middle school, and creating programs to connect college students to career opportunities passed with support from both sides of the aisle.
St. Johnβs Baseball Lands Four on College Sports Communicators All-District Team - St. John's University Athletics
QUEENS, N.Y. β A quartet of St. John's baseball student-athletes were named the College Sports Communicators (CSC) All-District Team, the organization announ...
Trumpβs tariff threats spark political storm in Brazil
President Lula lashes out at lead election rival FlΓ‘vio Bolsonaro over US lobbying effort
Where to watch Phoenix Mercury vs Seattle Storm on June 3: TV channel, start time and streaming
Here's how to watch Wednesday's Seattle Storm vs Phoenix Mercury game, including start times, TV channels, scores and how to stream.
Mercury, Storm trying to discover elixir for losing streaks
The Phoenix Mercury opened the season with a 99-66 victory against the Las Vegas Aces, who swept them in the WNBA Finals last season.
175 Years Ago, He Set Out to Prove the Earth Was Spinning. His Experiment Took the World By Storm.
Foucaultβs pendulum experiment led to an increase in the publicβs interest in both real-life science and science fiction.
City of Camden celebrates grand opening of Mayor Francisco "Frank" Moran Sports Complex
Von Nieda Park received a complete overhaul that included improvements to the stormwater system, addition of a natural grass baseball field, a new parking lot and sidewalks.
Cities are making it rain moreβbut not as much as scientists thought
After another spell of wet weather along Australia's east coast, with storms, heavy rain and flash flooding across Sydney and parts of New South Wales, it is natural to ask whether our cities are shaping ...
Kona-low storm fallout continues to hit North Shore business
Visitor traffic to Waimea Valley has fallen sharply this spring, forcing staff to stretch resources and scale back hiring as fewer travelers make the trip past ongoing traffic restrictions triggered by Marchβs Kona-low storms.
DC Defenders vs. Orlando Storm - Live Score
View the DC Defenders vs. Orlando Storm game played on June 07, 2026. Box score, stats, odds, highlights, play-by-play, social & more
Political firestorm heats up after unrest at ICE detention center Delaney Hall
New Jersey Gov. Mikie Sherrill said deploying state police was βabsolutely necessary.β And House Minority Leader Hakeem Jeffries said conditions inside βshock the conscience.β
Pay raises for incompetence at the Colorado Capitol
By Jon Caldara I am personally responsible for helping overpay socialists to make Colorado unaffordable, overregulated and one windstorm away from a power blackout. I failed you. Colorado legislators already get automatic inflation raises. You know, just like your job (Iβm assuming the sarcasm bled through that one). No private-sector worker has that kind of [β¦]
Blue states pitch 100 percent tax on Trumpβs βanti-weaponizationβ payouts
βIf you storm the Capitol and you take from this slush fund, too bad, weβre taking it,β one New York lawmaker said.
Fort Lauderdaleβs Museum of Discovery and Science hosts hurricane readiness workshop - WSVN 7News | Miami News, Weather, Sports
FORT LAUDERDALE, FLA. (WSVN) - The Museum of Discovery and Science hosted its annual βEye of the Stormβ event in Fort Lauderdale.The annual workshop tookRead More
More than 1,000 homes, businesses still without power in Central NY due to storms
High winds from a storm that moved through the region Friday night had knocked out power to 12,000.
OpenAIβs Revenue Chief Barnstorms for Business Customers
Before former Slack CEO Denise Dresser joined OpenAI in December as its chief revenue officer, the companyβs efforts to sell its products to business customers were sometimes clunky. Earlier in 2025, for example, the company had struck an agreement with Databricks, which would sell OpenAI ...
College basketball rankings: St. John's continues offseason rise with addition of Tounde Yessoufou
Rick Pitino added yet another weapon, and the Red Storm are knocking on the door of the top 10 in the latest Top 25 and 1
How to use ambient AI in healthcare as litigious winds begin to blow: 10 tips from experienced attorneys
As a class-action lawsuit gets rolling in California over the use of ambient AI in healthcare, a national law firm is drawing takeaways for hospitals and other provider organizations. Makes sense: All AI-equipped providers are potential targets for similar litigation now.
Are hurricanes getting stronger? What the science β and AI β say about the future of storm forecasting
Sports
The Seattle Times Sports section covers teams and athletes in the Seattle area and Pacific Northwest, including the Seahawks, Mariners, UW Huskies, WSU Cougars, Seattle Sounders FC, Seattle Storm, Seattle Reign, high-school teams and coverage of plans for an NBA/NHL arena. Columnists Larry Stone, Matt Calkins and reporters Bob Condotta and Geoff Baker are featured.
Prized rookie Awa Fam finding footing as Storm host Mystics
The Awa Fam era has started in Seattle.
Cuts to science funding will create a flood of challenges in our coastal communities
Progress toward supporting safer, more affordable coastal communities in the face of climate change is at risk from a storm of cuts to U.S. scientific funding.
Is it getting windier in Kentucky?
Is it getting windier? Long-time listener Barry Zalph thinks it is, at least in Louisville. And heβs not the only one. Redditors and local reporters have noticed a recent uptick in the regionβs windstorms, too. But does that point to any larger trends in windiness? And if so, what could be causing it? We talked to meteorologist and extreme weather specialist Scott Gunter to find out. Plus, we dig into whether Tornado Alley is shifting into Kentucky as the climate warms. This episode is part of Nature Quest, our monthly listener-driven segment about climate and the environment. Have a question for us? Send a voice memo to shortwave@npr.org with your name, location and what youβre noticing in the environment around youβ¦ it could be our next Nature Quest!Interested in more weather and wind science? Email us your question at shortwave@npr.org.Listen to every episode of Short Wave sponsor-free and support our work at NPR by signing up for Short Wave+ at plus.npr.org/shortwave.
Eastern Congo sees a third attack on health centers treating Ebola
A local hospital official says that angry young men stormed a hospital treating Ebola patients at the heart of an outbreak in eastern Congo, demanding the bodies of their relatives.
Young men storm a Congo hospital treating Ebola patients to demand bodies of their kin
A local hospital official says that angry young men stormed a hospital treating Ebola patients at the heart of an outbreak in eastern Congo, demanding the bodies of their relatives.
How to live stream Mystics vs Storm: WNBA, TV channel
The Seattle Storm (2-4) looks for consecutive wins for the first time this season when they host the Washington Mystics (2-2) at Climate Pledge Arena on Sunday. MORE: Early favorites for the 2026 WNBA MVP Award How to Watch Washingtonβ¦
Precise storms to 1,000 Guineas victory
Precise bounces back from disappointment at Newmarket and holds off favourite True Love to win the Irish 1,000 Guineas at the Curragh.
Science 4 Everyone: How do plants grow on green roofs?
Storm Team4 meteorologist Ryan Miller explains the benefits of growing plants on a green roof and conducts an experiment with his students.
'We've weathered storms before' | Family business hopes to reopen shortly after tornado damage
'We've weathered storms before' | Family business hopes to reopen shortly after tornado damage
A spokesperson for an almost 120-year-old family business said that it plans to reopen on Tuesday despite being severely damaged by an EF-0 tornado that touched down in Claiborne County on Friday even...
2026 UFL Week 9 Results: Storm Defeat Defenders For Third Straight Win
Here are the results from Week 9 of the 2026 UFL season.
Governor Evers urges Wisconsin small business owners to apply for disaster assistance
Governor Tony Evers is encouraging small businesses and nonprofit organizations still recovering from severe storms last summer to apply for federal disaster assistance through the U.S. Small Business Administration (SBA).
Forget the 11-year solar cycle, a single space storm can send a shockwave through your local forecast
The regular solar cycle is a mere climate murmur, but sudden geomagnetic jolts are a different story. These high-altitude outbursts appear to be hijacking the polar vortex to rewrite weather on the ground.
UK Business Activity Hits 13-Month Low Due to Middle East War
Business activity in the United Kingdom is declining amid a βperfect stormβ of economic factors, said Chris Williamson, chief business economist at
Waste Watch: How community colleges spent taxpayer-funded mental health recovery dollars
WLOS News 13 provides local news, weather forecasts, traffic updates, notices of events and items of interest in the community, sports and entertainment programming for Asheville, NC and nearby towns and communities in Western North Carolina and the Upstate of South Carolina, including the counties of Buncombe, Henderson, Rutherford, Haywood, Polk, Transylvania, McDowell, Mitchell, Madison, Yancey, Jackson, Swain, Macon, Graham, Spartanburg, Greenville, Anderson, Union, Pickens, Oconee, Laurens, Greenwood, Abbeville and also Biltmore Forest, Woodfin, Leicester, Black Mountain, Montreat, Arden, Weaverville, Hendersonville, Etowah, Flat Rock, Mills River, Waynesville, Maggie Valley, Canton, Clyde, Franklin, Cullowhee, Sylva, Cherokee, Marion, Old Fort, Forest City, Lake Lure, Bat Cave, Spindale, Spruce Pine, Bakersville, Burnsville, Tryon, Columbus, Marshall, Mars Hill, Brevard, Bryson City, Cashiers, Greer, Landrum, Clemson, Gaffney, and Easley.
UK Businesses Shrink as Starmer Crisis Creates Perfect Storm
British businesses posted the first decline in output in over a year as the Iran shock and a mounting rebellion against Prime Minister Keir Starmer hit activity in the services sector, a survey showed.
Where to watch Connecticut Sun vs Seattle Storm on May 20: TV channel, start time and streaming
Here's how to watch Wednesday's Seattle Storm vs Connecticut Sun game, including start times, TV channels, scores and how to stream.
Inside the trans athlete podium controversy sending political shockwaves in California ahead of elections
California's CIF forced co-podium placements with trans athlete AB Hernandez, igniting a firestorm in the national debate over girls' sports.
WATCH: A Spacecraft Is Launching to Study How Earth Survives Solar Storms
The first-ever X-ray observations of our planet's magnetic field.
Be Sure Your Small Business is Ready for Hurricane Season
The National Oceanic and Atmospheric Administration (NOAA) will release its annual Atlantic hurricane season outlook on Thursday, May 21. Hurricane season runs from June 1 through Nov. 30, but storms are most common from mid-August through mid-October. Donβt assume your business is safe just becaus
Watch: Ligue 1 match abandoned after ultras storm the pitch
The Ligue 1 match between Nantes and Toulouse was abandoned after fans invaded the pitch and threw flares after just 22 minutes of play.
Philippine senate convenes as impeachment court to try vice president as political storm rages
MANILA, Philippines (AP) β The Philippine Senate convened an impeachment court Monday for the trial of Vice President Sara Duterte over criminal charges, in a time of deep divisions that erupted into an exchange of gunfire last week in the chamber.
Philippine senate convenes as impeachment court to try vice president as political storm rages
The Philippine Senate has convened an impeachment court for Vice President Sara Duterte over criminal charges.
Philippine senate convenes as impeachment court to try vice president as political storm rages
MANILA, Philippines (AP) β The Philippine Senate convened an impeachment court Monday for the trial of Vice President Sara Duterte over criminal charges, in a time of deep divisions that erupted inβ¦
Philippine senate convenes as impeachment court to try vice president as political storm rages
The Philippine Senate has convened an impeachment court for Vice President Sara Duterte over criminal charges.
Science 4 Everyone: Where do the most tornadoes take place in the United States?
Have you ever wondered where the most tornadoes happen in the country? Storm Team4 meteorologist and science teacher Ryan Miller tracks tornado patterns over the past few decades.
Where to watch Seattle Storm vs Indiana Fever on May 17: TV channel, start time and streaming
Here's how to watch Sunday's Indiana Fever vs Seattle Storm game, including start times, TV channels, scores and how to stream.