SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " rail " 1,968 found 🔀 AI-powered Shuffle
Trump’s spat with GOP lawmaker over Daylight Saving Time
President Donald Trump railed against Sen. Tom Cotton in a series of posts on Saturday, accusing the Arkansas Republican of holding up a bill that would make Daylight Saving Time permanent and encouraging people to call the senator at his cellphone number.
Trump posts GOP lawmaker’s phone number amid spat over Daylight Saving Time
President Donald Trump railed against Sen. Tom Cotton in a series of posts on Saturday, accusing the Arkansas Republican of holding up a bill that would make Daylight Saving Time permanent and encouraging people to call the senator at his cellphone number.
Marlins Season a Success but Left Much to be Desired
Record-setting home crowds and a historic June surge fueled Miami’s first positive run differential in sixteen years, yet a devastating July collapse ultimately derailed their postseason ambitions.
AI Could Turn U.S. Media And Entertainment Into A $48 Billion Market
Scripts, storyboards, trailers, thumbnails, voiceovers and rough cuts are all becoming part of AI’s entertainment-industry résumé. A Research and Markets report projects the U.S. AI media and entertainment market will grow from $9.70 billion in 2025 to $47.95 billion by 2034, with a compound annual growth rate of 19.43 per cent from 2026 through 2034. […]
‘Fraile Forms’ opens Saturday at PUNCH gallery
PUNCH in Thorp presents “Fraile Forms” by artist June T. Sanders in October.
Business moves in and around downtown
The Railyard changes hands, books replace flowers, and Bus Stop moves across the street.
‘Brave from the beginning’: 20 years of Friday Night Lights – the sports drama that dared to be different
It launched the careers of Jesse Plemons and Michael B Drama, and let its stars improvise in a way that was fresh and new. This show about smalltown US football was confident, trailblazing – and wonderful
She left Vegas to live on a ‘Blue Zone’ island where people live past 100 years old
In our roundup of travel stories this week: a hiking trail through the “Mountains of Heaven,” why Champagne is getting boozier, plus a woman who found joy by moving from Las Vegas to an Italian island.
AI's race to transform the world before the money runs out
Never has so much cash flowed into a new technology as is pouring into AI, eclipsing the sums splurged on railways or the internet when those technological revolutions sucked in capital.
Henderson County loses close game to George Rogers Clark
HENDERSON, Ky. (WEHT) — After trailing 21-7 at halftime, Henderson County high school football team battled back against George Rogers Clark to lose in the end 53-48. Next the Colonels will travel to Christian County to take on the Tigers.
EAST TEXAS POLITICS: U.S. Rep. Nathaniel Moran talks AI guardrails, affordability and reelection bid
U.S. Rep. Nathaniel Moran, R-Tyler, joins Blake Holland on this week’s edition of East Texas Politics on East Texas Now.
ETX Politics: U.S. Rep. Nathaniel Moran talks AI guardrails, affordability and reelection bid
U.S. Rep. Nathaniel Moran, R-Tyler, who represents Texas’ 1st Congressional District, joins Blake Holland on this week’s edition of East Texas Politics on East Texas Now. Moran discusses artificial intelligence guardrails, shipbuilding, his bid for reelection and the issue of affordability.
Alaska Science Forum time capsule: The secret life of a red fox family
A trail camera exposed a year that included new additions to the skulk.
Florida Put on Upset alert Before Playing No 25 Mizzou
Riding high after toppling Ole Miss, the Gators must now survive a hostile SEC road test against a motivated Tigers squad eager to derail Florida’s playoff momentum.
‘Abbott Elementary’ teases sixth season changes
PHILADELPHIA — The new season of "Abbott Elementary" is nearly back in session. And from the looks of it, there are some changes coming. In the Season 6 trailer that
Top Senate GOP group puts pause on spending in North Carolina
National Republicans are starting to make major moves to divert resources away from the North Carolina Senate race where GOP candidate Michael Whatley has long been trailing in polls.
Trump and Vance hit the campaign trail in deep-red areas
Trump traveled to Texas and Oklahoma and kicked off what the president said will be a 32-day campaign blitz leading up to Nov. 3.
Trump and Vance hit the campaign trail in deep-red areas
Trump traveled to Texas and Oklahoma and kicked off what the president said will be a 32-day campaign blitz leading up to Nov. 3.
Two Most Important Things for New Blazers Coach Micah Nori
Armed with elite playmaking and a stingy defense, Portland’s new leader must balance offensive star power with rotation flexibility to transform the Blazers into Western Conference contenders.
In brief: 'Reacher' spinoff gets a second season and more
We’ve got an official trailer for NBC’s Newlyweds, the new sitcom starring real-life married couple Tim Daly and Téa Leoni. The show, co-created by Jamie Lee Curtis, follows a later-in-life love story between a free-spirited woman and a professor who marry after a quick courtship. It premieres on Oct. 23 …The Reacher spinoff Neagley is getting a second season, just two weeks after the first season debuted on Prime Video. Maria Sten stars as the fan-favorite character Frances Neagley, a private investigator from Chicago and the former protégé of Jack Reacher, in the action series. The original Reacher series, starring Alan Ritchson, was picked up for a sixth season earlier this week … TNCMS.AdManager.render({region: 'fixed-big-ad-top-asset', slot: 1, fold: "above"}); Bradley Cooper is gearing up to star in Paramount’s new G.I. Joe film. He’ll be playing Duke, the leader of the Joes. Danny McBride is on board to direct. Further details on the project have not yet been revealed …Copyright © 2026, ABC Audio. All rights reserved. Thank you for reading kmaland.comAt KMA, we attempt to be accurate in our reporting. If you see a typo or mistake in a story, please contact us by emailing kmaradio@kmaland.com.
Kingdom Come: Deliverance Dev Hopes GTA 6 Will Encourage Studios to Charge More for Their Games
Warhorse co-founder Martin Klima wants GTA 6 to “blaze a trail” for higher game prices.
Ally of Spanish PM threatens to derail housing decree as fury over evictions grows
Spain's leftist government faced a bruising battle in parliament on Friday after an allied party opposed its plans to tackle a housing crisis stirring public protests, particularly over the eviction of an 87-year-old woman.
A fact-checked guide to Trump's talking points and falsehoods at midterm rallies
President Donald Trump is hitting the campaign trail to support Republican candidates in toss-up races that will determine which party controls Congress for the final two years of his presidency. Here’s a list of more than two dozen go-to Trump statements and how they square for accuracy.
Centre County Teen Expanding Food Truck Business to Brick-and-Mortar Cafe
At just 16-years-old, Alexa Cowher has owned and operated Joelle's Sips and Bites, an Aaronsburg-based food trailer, since June. Cowher serves everything
Rome Chamber of Commerce to hold train ride fundraiser
The Rome Area Chamber of Commerce will hold a Fall Mingle Train Ride fundraiser on the Adirondack Scenic Railroad on the evening of Friday, Oct. 16, according to Chamber officials.
Rock Entertainment Group names new chief commercial officer with Blue Jays, Trail Blazers experience
Galen Davies takes over the role after Allison Howard moved her focus to leading the Cleveland Sirens’ business operations.
Roma-Endrik trail heats up ahead of January move
Endrick has chosen to stay at Real Madrid for at least the first part of the season, postponing any decision on his future until the January transfer window. This decision came after a crucial meeting...
Wales vs Norway – Predicted lineup and team news
Wales are set to take on Norway in their third UEFA Nations League group-stage clash this Thursday at Cardiff City Stadium, hoping to get back on the winning trail after a difficult start to their cam...
September Monthly Review: Health MCP Guy?
For all the time I spend talking about APIs and data exchange, this newsletter has had embarrassingly little interoperability of its own. It’s old-school SaaS, baby - UI or bust. Not all of that is my fault! Substack, for all its popularity, is (as mentioned before) really frustrating as my system of record. The primary user it optimizes towards is the reader, whose attention feeds the app, the Notes feed, and the recommendation network that Substack is actually selling. Health API Guy is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe They’re falling into the same trap that Medium once sprinted into, albeit at a much more glacial speed. Younger generations may not remember (or never knew) it, but Medium once lured publications like The Ringer and Signal v. Noise onto its platform, only to lose them as it rebuilt itself around a paywall and an algorithmic feed. Substack’s original pitch circa 2020 was the antidote (you own your list), but every new feed feature chips away at it. I get it: writers are generic supply in the eyes of the Substack product team. Generic supply follows demand, so the consistent pressure on the PMs is to generate demand, which leads to every product cycle going toward discovery (Notes, recommendations, the app, live video). The end result lackluster author tools (laggy and broken analytics are truly crippling) all despite the premium price point. The archive is where it crosses from authorial gripes to actual reader impact, though. Across Substack and LinkedIn, I’ve published 1,218 posts and nearly 900,000 words since 2018. Substack’s native search can see only the 464 posts that live on Substack, and even there it’s woefully inadequate at surfacing relevant content (even for the guy who wrote it)! Readers have the same problem, writ large. Ask the Archive Fixing search (for both my readers and my own use) turned out to be extremely non-trivial, unfortunately: There’s no public API for readers to access content RSS exists for new content notification, but it only carries the 20 most recent posts and cuts paid ones off at the preview The only Substack MCP is an admin tool for analytics The export exists for authors, but it’s painfully awkward and slow. So I built something to work around that: the Health API Guy MCP. It’s a private MCP server holding the full text of everything I’ve written across Substack and LinkedIn. Add it to Claude or ChatGPT as a connector and you can ask things like: It pairs keyword search (for acronyms and case names, of which we have many) with semantic search. Every post is also labeled by topic, form, and court case, so you can pull a lawsuit’s (or multiple cases’) entire docket across Substack and LinkedIn in one query: Hail, Healthapiguyhydra This is also a bit of me eating my own cooking. I’ve spent the year arguing that headless healthcare is arriving and that developers want primitives over abstractions. Last week in Hail, Benihydra, I watched Salesforce plug its platform into Claude and bet that the records underneath outlive whatever interface sits on top: Salesforce must believe that the Hydra’s immortal head is the records, permissions, and business logic (in that they will survive whatever happens to the interface). It felt a bit hypocritical to keep my own archive behind a Substack search bar. The archive is the body. Substack is one head, and now whatever tool you might use is another. Will the EHRs follow my lead? Probably not imminently, but one can hope! Why Founding Members Only The MCP is available to Founding Member subscribers. A few reasons: It costs money and time to run. Hosting, the database, Clerk usage and AI compute for search and labeling are significant operational costs (that increase with usage). Substack gives me no way to automate access. There’s no API to check whether someone is a paid subscriber, so every user is manual operations for now. It’s a beta. We’ll need to improve things and parts will break. I’d rather they break for a small group of dedicated readers who will tell me about it. The Founding tier deserved a real benefit. Until now it was mostly a generous tip. Now it comes with something. If you’re already a Founding Member, reply to this email with the address you’d like provisioned. If you’re not and want in, upgrade here. Larger teams (such as companies) can get access too: group subscriptions at the Founding tier come with the group discount. The admin for the subscription can reply with the list of addresses to provision. Get 20% off a group subscription Pricing Founding membership is now a flat $200 a year, replacing the old suggested $150 that readers could adjust. Existing Founding Members will have access grandfathered in at their previous rate. Month in Review Articles Published Make Networks Dumb Again (Sep 11): AI is making old analog networks cheaper to use and flooding them with machine traffic in the process. A plea for agent-native rails with the intelligence at the endpoints, and for Washington to drag them to ubiquity. Interoperability, Unbuttoned (Sep 29): Interoperability is a series of workflows in a trenchcoat, and this post finally takes the trenchcoat off. A color-coded map shows which provider workflows went digital, which are fragmented, and which still run on fax. Video Content Antitrust’s System of Record Problem (Sep 3): The FTC’s investigation into Epic prompted a ninety-minute webinar, now posted with chapters and a smoothed transcript. We get into why market definition, missing B2B share data, and the SSNIP test leave antitrust poorly suited to systems of record, plus why information blocking may be doing more than any pending lawsuit. The Information Exchange: Cerner Milking Edition (Sep 18): This was so fucking fun. Ryan Tucker, Ryan Brickner, Brad Thorson, and I try an Around the Horn format, complete with points, penalties, and a mute button. We debate whether Oracle Health is dead, who would actually buy Cerner (IBM enters the chat), p(Doom), and why the front desk still hands you a clipboard. Regulatory Ask Not What Your Network Can Do (Sep 23): CDC’s RFI on public health data intermediaries lists use cases already served, unevenly, by eCR, lab reporting, IZ Gateway, and syndromic surveillance. The real opportunity sits in one question about AI: a network that can handle the next emergency without another interface project. Court cases Particle v. Epic: The Naughty Schoolteacher (Sep 4): After a summer-long vigil, the answer on Epic’s early summary judgment bid is two paragraphs and a remedial assignment. Particle advances to the next grade, and market definition gets another year of discovery. The Epic Discovery Files (Sep 8): Texas’s motions to compel arrive with a 251-page appendix of requests, objections, and meet-and-confer letters with Cravath. Inside: Epic using generative AI for document review, denied interoperability requests in scope, and Noerr-Pennington raised against lobbying discovery. Epic v. Health Gorilla: “Working as Designed” (Sep 9): Epic wants nothing to do with the data breach MDL, and explaining why puts fresh discovery on the public docket. The spiciest allegation: Health Gorilla told GuardDog to scrub its law firm business from its website instead of cutting off access. Veeva v. Epic: Legal Bypass Surgery (Sep 15): Veeva asks the Wisconsin Supreme Court to skip the Court of Appeals, while law professors and three policy groups line up as amici. Meanwhile, Epic’s lawyers apologize for another round of citation errors, including a quote that never existed. Texas v. Epic: Behind the Black Bars (Sep 17): The court portal served up Epic’s unredacted filings, revealing a $5 million document review budget and the AI workflow behind it. Also inside: the 200-plus company names Texas wants searched, and one very expensive Zoom invitation. OpenEvidence v. Doximity: Consequences Will Follow (Sep 25): OpenEvidence tells the court it will not comply with a discovery order, and its own lawyers at Quinn Emanuel say they won’t defend the choice. Add years of Slack reported unrecoverable, and Rule 37 sanctions come into view. Health Tech Keeps Choosing Violence (Sep 28): Doximity moves to end OpenEvidence’s case, Epic asks Texas to show its work, and a sleepy Audacious Inquiry patent fight sprouts antitrust and information blocking counterclaims. The main event is a long-sealed Cognizant v. Infosys ruling that hints where system of record antitrust claims can survive. EHRs One Verb for Oracle Health (Sep 14): Oracle’s earnings call quantifies every data center to the decimal point, while Oracle Health gets a single verb: “accelerate.” Panning the few healthcare mentions turns up an agentic care management system, a research-to-care ledger play, and the question of whether healthcare gets Larry’s patience. Epic’s Forretress Under Siege (Sep 30): Judy Faulkner tells a panel Epic paused hundreds of projects to harden its software and calls it a “shame,” while a spokesperson insists the roadmap hasn’t changed. Project Glasswing, a Pokémon-branded QAN sprint, and a trove of Jodel grievances reconcile the two Epics and preview the Jevons paradox coming for all software. Industry Analysis Scanning for a Network (Sep 1): Scan.com raises $220M to build the imaging network labs never got, speedrunning Zocdoc’s consumer-to-B2B pivot. Its wedge to network density may be the most American one available: personal injury litigation. The Front Desk Wants the Damn Whole Building (Sep 16): Hello Patient buys Converse Health, pushing its AI front desk into referrals, chart work, and prior auth. The copilot categories keep blurring, and your distribution partner is still your final boss. Cross-industry Comparisons A Different Patchwork Quilt (Sep 10): Healthcare loves to envy open banking, but the US version has no mandate, a toll booth at Chase, and data quality problems of its own. The grass isn’t greener; it’s another American patchwork quilt, and perhaps a worse one. Hail, Benihydra (Sep 21): Salesforce brings its platform into Claude, Slack, and its own agent, inviting the interfaces that might replace it. Cut off one head and more grow back, so long as the records underneath stay put. Living on A Trade Secret Prayer (Sep 22): Six credit unions are suing Fiserv, the Epic of core banking, by claiming their own member records as trade secrets. Banking has no Cures Act, so its lawyers reach for legal alchemy that healthcare has already tried. Other News None this month External Media Nabla Accelerate NYC: I kicked off fall conference season at Nabla’s Accelerate event in New York, where Delphine Groll opened by asking the room to picture the company it wants to become and the one it doesn’t. I liked her framework of bureaucracy, fear, and ego as the blockers. I also love vendor conferences/events in general - different vibe than industry biggies. Healthcare 101 with Nikhil Krishnan: I briefly guest lectured Out-Of-Pocket’s Healthcare 101 class. Appreciated Nikhil’s takeaways cover whether AI doctors can query HIEs, why healthcare’s data-liberation rules beat most industries’, and the hi-res graphic is in the comments. HCN: Epic Probed by the FTC: I joined the HCN guys to talk through the FTC’s investigation into Epic. Cedric’s new hairdo was an unexpected plot twist. The episode also covers MFN drug pricing, healthcare M&A and Eli Lilly’s acquisition streak. Fall Conferences: At eHealth Exchange’s Annual Meeting in Austin on Oct 27, I’ll moderate a panel on the tensions between AI, HIEs, and timely patient access with Jean Ross (Primary Record), Therasa Bell (Kno2), Byron Crowe (Doctronic), and Michael Marchant (Freenome). Here’s the rest of my schedule if you want to meet up: CommonWell (Redwood Shores, CA): Oct 13-14 Will be participating in a fun Jeopardy event Open@Epic (Madison, WI): Oct 20-23 Will be enjoying Verona, Willy Street, and other local adventures eHealth Exchange and Sequoia Project (Austin, TX): Oct 27-29 Yeehaw HLTH (Vegas): Nov 15-18 Groundhog Day, Venetian Edition RSNA (Chicago): Nov 30-Dec 2 See me at “Governing AI in Breast Imaging: What Health Systems Are Actually Doing” Digital Health Counsel 2026 AI Summit (Seattle): December 2-3 Will likely be speaking to a bunch of lawyers about information blocking Posts I Liked ChatGPT’s Epic integration: game changer or nothing burger?: Joshua Liu, MD offers five thoughts on OpenAI’s Epic launch, starting from the point that it rides the same open APIs available to anyone. He argues read-only access leaves ordering to Art and the ambient startups, and asks why HCA is piloting it alongside Commure. He’s sorta a must-follow at this point - consistently excellent, thought-provoking takes. Epic, Lilly, and the Discovery pass: Seth Chaney reads Epic’s first major Discovery deal (with Eli Lilly), as well as its revised developer terms on commercial displays, as the pipe finally opening between EHRs and pharma. Life sciences and health continue to collide. Scott Rossignol on EHR payer platforms and ePA fees: Scott argues the top ambulatory EHR vendors are turning the prior auth mandate into a per-member-per-year toll on payers, for an API whose operating cost has nothing to do with covered lives. His fix is two lines of regulatory text: put the CRD/DTR/PAS certification criteria in the Base EHR definition, and bring payer-facing ePA connectivity under § 170.404’s cost-based fee rules. It’s a good solution. Health API Guy is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe
Barcelona fear international break could derail Hansi Flick’s flying start
Barcelona entered the international break in excellent form, but the pause has brought a familiar concern for Hansi Flick.According to SPORT, there was already a feeling inside the club that the huge ...
Sports/Rec calendar: Oct. 2–11, 2026
Upcoming recreation opportunities and college and prep sports
Damian Lillard Just Put Portland’s New Backcourt on the Clock
Damian Lillard and Ja Morant form a high-octane partnership, forcing Portland to balance two elite playmakers. Success depends on Morant’s pace unlocking Lillard’s lethal off-ball shooting potential.
Hands-On: G-SHOCK Reveals The MRG-D5000 “Blue Rose Project” In Sapphire
The most expensive G-SHOCK to date might come as shocking news, but it's not entirely out of the blue.
Pokémon Space Trail and Merchandise Land at the Science Museum
, , , , • Created in partnership with the European Space Agency and The Pokémon Company International, the free-to-visit Pokémon Space Trail invites curious visitors of all ages to explore the Science Museum in London and discover more about space science in a fun, accessible way., , , , , • Visitors can seek out Pokémon across the museum, take part in special Pokémon GO activity and browse Pokémon merchandise inspired by the partnership with ESA in the Science Museum shop. , , • The Pokémon Spa...
Looking at the Ugly Side of the Paramount-Skydance Merger...And How I’d Fix It
A Message from Our Sponsor Certified Fresh with 100% on Rotten Tomatoes, FX’s Adults is an ensemble comedy series about a group of twenty-somethings in New York leaning on each other to navigate love, work, friendship and family. Don’t sleep on “The Sitcom of the Moment” - Awards Buzz All Episodes now streaming on Hulu on Disney+. Watch The Teaser Trailer... (Welcome to the Entertainment Strategy Guy, a newsletter on the entertainment industr(Welcome to the “Most Important Story of the Week”, my bi-weekly strategy column analyzing the most important (but often not buzziest) news story of the last two weeks. I’m the Entertainment Strategy Guy, a former streaming executive who now analyzes business strategy in the entertainment industry. Please subscribe.) Before we dive in, I wanted to congratulate Broadcast Now for being the first to report that Netflix’s How to Get to Heaven from Belfast has been cancelled. (I saw this in a write-up by Kasey Moore of Whats-On-Netflix.) More importantly, I wanted to note that, as of yesterday, none of the other trades had reported the news yet. I have half a guess that eventually one of them will report this. Anyways, it’s time to take a break from my deluge of streaming ratings reports to continue my analysis of the Paramount Skydance Warner Bros. Discovery (PSWbD) saga. As I noted last week, a lot of times when folks use the (sometimes cliched) “the good, the bad and the ugly” framing for an article, “the ugly” section is just more bad. Or very, very bad. In this case, yeah, I do think it’s ugly. In more than one way. Unfortunately, we’re only going to have time to tackle one of those ways today: the ugly pile of debt to finance this deal. (In a future article, I may cover the entire process for how it went down, which was very, very ugly.) Last issue, I explained why I liked this deal in a vacuum. Unfortunately, “vacuums” don’t exist outside of space. Let’s dive in. Subscribe Most Important Story of the Week - The Ugliness of the Paramount/Warner Bros. Merger More than one person sent me a note speculating that the big problem with Paramount Skydance buying Warner Bros. Discovery is the “Warner Bros.” portion of the deal. In fact, that’s a take I read a lot about Warner Bros., ever since they caught Netflix’s, and then Paramount-Skydance’s, eye. In short, multiple companies (Time, AOL, AT&T, Discovery) have bought and then regretted buying Warner Bros. Since it’s nearing Halloween, you could almost say it’s like the folks think WB is cursed! It’s a haunted studio—like the town of Derry in movie studio form—and whoever takes possession of it will fall into misery! Yet...I just don’t like that story, because it doesn’t explain the “why” behind why those deals fell through. Especially when Warner Bros. has continued to succeed as a TV and film studio in the intervening two decades. Lord of the Rings? Harry Potter? Game of Thrones? Everything HBO? Considering it never fully owned a broadcast TV channel, this media company has done pretty well. So what went wrong? Well, in recent years, companies bought Warner Bros. instead of the other, smarter option. Explaining POCD (And Applying It to Mergers & Acquisitions) As I explained last issue, one of my favorite frameworks is the POCD tool for evaluating venture capital investments: People Opportunity Context Deal The bar to invest as a VC is high. (Or I might say “was” since cheap interest rates made life easier last decade.) You review a thousand prospectuses, get pitched by a hundred, and invest in the ten best, with the hopes that one of those ten would pay for the rest. That means every element of a deal needed to pay off: you needed the right people running the companies, who could capitalize on the right opportunity, in the context of an industry that was ripe for disruption. If you could then not overpay, you could make some money in a smart deal. The analogy isn’t perfect here, but close enough. For a merger or acquisition to work, you need the combined company (which is the opportunity) to make more than the price you need to pay (which is the deal). Note: the people and context still matter, but with M&A, it’s a little more straightforward: does the opportunity exceed the cost? And usually with Warner Bros., it hasn’t. If you want to find out the single biggest mistake made by the Warner Bros. suitors over the last few years (and my simple fix) become a paid subscriber. I’ll also touch on who I think Paramount-Skydance could (shockingly) consider buying next, TBD, and more. Sign up here.
Is Trump a Help or Hindrance on the Campaign Trail? Republicans Are Still Deciding
As President Trump hits the trail this month ahead of the midterm elections, Republican candidates face a key question: Should they choose to campaign alongside the unpopular commander in chief or stay away? “I thought I was finished campaigning, but in order to help Republicans – because we need ...
The Daily Roundup: Montana EMS Agencies Receive First Funds from Federal Health Program
The results are in: this year’s Great Fish Community Challenge was a record-breaking one, with 4,000 donors accounting for a total of $8.6 million going to nonprofits across the Flathead Valley.
Pumpkins, Wetlands And A Little Halloween Science
This weekend visitors to the annual FallTastic Trail Walk can participate in a science experiment that combines festive fun with environmental learning.
Blazers Shake Up Roster During Camp
The Blazers added depth by signing high-energy wing Jaylen Martin to an Exhibit 10 deal, eyeing a potential G League spark as they refine their preseason rotation.
Democrats block data centers bill, derailing Senate GOP bid to act on affordability ahead of midterms
Senate Democrats on Wednesday blocked a GOP-led bill to combat rising energy costs driven by the data center boom, thwarting a last-ditch effort by Republicans to show they are taking voter concerns about affordability seriously.
Warriors' Steph Curry Provides Health Update After Knee Injury Derailed 2025-26 NBA Season
Stephen Curry is optimistic about the state of his knee following the Golden State Warriors' first training camp practice on Tuesday.
Story Circle Event Set For Oct. 3 In St. Johnsbury
ST. JOHNSBURY — 560 Railroad Community Artist and Vermont Studio Center alum Lori Lee will facilitate a story circle event titled Community Stories: Stories the Town Keeps, on Sunday, October
Arnold Schwarzenegger is Santa in Prime Video's 'The Man with the Bag' teaser trailer, coming this Christmas
Schwarzenegger stars alongside Alan Ritchson in this holiday heist movie premiering on Prime Video December 2.
California high-speed rail fails to accomplish most of its legislative goals for 2026
California’s bullet train agency said timely construction of the rail line depended on these reforms. They mostly failed.
Shohei Ohtani’s injury secrecy could derail Dodgers’ championship hopes
Shohei Ohtani doesn’t have to prove how much pain he can tolerate. He already did that in the regular season. With the Dodgers set to open their National League Division...
Universe Entertainment And Culture Group (SEHK:1046) Stock Confronts Revenue Collapse And Rich P S Multiple
The market has been treating Universe Entertainment and Culture Group like a high‑beta punt, with the stock almost doubling over the past month. However, today’s full year release tells a tougher story. The business delivered only HK$120.096 million in trailing twelve month revenue while still posting a loss of HK$10.938 million from ongoing operations. Set that against a P/S ratio of 10.1x, well above the Hong Kong entertainment pack, and the headline is clear: rich sales multiples now meet...
Video Q&A: Why enrollment growth can hide years of risk for health plans
Health plans are moving past simple membership growth as the standard for success toward a model that brings pricing, network adequacy and acquisition cost information into one connected view. In this interview, a health payer strategy expert explores: Why enrollment is a leading indicator that can mask trailing risks for 12 to 24 months What […]
Dawn of War IV – Blood Ravens and Dark Angels team up in new trailer
Watch the new faction trailer now.
Surly Gates: Corte Madera’s Tale of Wealth, a Walking Path and Politics
A wealthy Corte Madera private trust claimed Alta Way, a wooded trail, as their own, but neighbors say it belongs to the community.
OKANA Resort to host first food, wine and entertainment festival
OKANA Resort & Indoor Waterpark will host its first OKANAFest Oct. 17 with food, wine, entertainment and a cooking demonstration by Christina Wilson.
Brightline Files for Chapter 11 Bankruptcy Protection
Florida rail line says move will not impact operations with new funding committed
Protecting What You Built: Six Assumptions That Can Derail an Exit from Your Business
Most owners assume the hard part of an exit is finding the buyer.
Business News: Gallet’s Return Heralds Renewed Battle For Mid-Tier Priced Watch Segment
After years of moving up in category and price, inflation overload pushes some Swiss brands and clients back to the middle.
A political veto over NIH grants could leave East Palestine in the dark
The research that serves us is exactly the kind of work that could land on a veto list.
Railroad Crossing at 10th St. & Business 83 in McAllen to close for safety upgrades Sunday, Oct. 4th
The railroad crossing at SH 336 (10th Street) and US Business Highway 83 in McAllen will close from 8 a.m. to 5 p.m. Sunday, Oct. 4, for safety upgrades.
Jack Smith clashes with senators over Trump probes, says ‘I will not be silenced’
Jack Smith returned to Capitol Hill on Tuesday to defend his derailed efforts to prosecute President Donald Trump, telling lawmakers he would not “be silenced by continued threats of prosecution” from the president.
Poll: Voting to repeal WA 'millionaires tax' hinges on ballot details
A new poll suggests an initiative to repeal Washington's new high-earners tax is trailing badly, influenced by ballot language that discloses its budget impact.
Matthew Perry’s sister says he ‘spent $7 million’ on sobriety: ‘That’s how seriously he took his disease’
Matthew Perry’s younger sister says the ‘Friends’ star ‘spent $7 million trying to get sober’ before his death at 54, in trailer for ‘The One About Matthew Perry.’
Kings’ Ben Simmons addresses critics, mental health; says he is in top form
The three-time All-Star is back after physical and mental health struggles nearly derailed his career.
Kamin Science Center kicks off 35th Anniversary with an addition
PITTSBURGH — Pittsburgh’s most visited museum — the Daniel G. and Carole L. Kamin Science Center — is marking its 35th anniversary with an addition to one of its most beloved experiences. The Miniature Railroad and Village has reopened with an exact replica of the Andrew Bayne Memorial Library in Bellevue, Pa., continuing a tradition […]
Kamin Science Center kicks off 35th Anniversary with an addition
PITTSBURGH — Pittsburgh’s most visited museum — the Daniel G. and Carole L. Kamin Science Center — is marking its 35th anniversary with an addition to one of its most beloved experiences. The Miniature Railroad and Village has reopened with an exact replica of the Andrew Bayne Memorial Library in Bellevue, Pa., continuing a tradition […]
American Infrastructure Alliance Launches First Nationwide Partnership Between Labor & Business to Advance Responsible Data Center Infrastructure Growth
The American Infrastructure Alliance (AIA) today launched the first nationwide coalition of labor and business focused on establishing responsible, enforceable guardrails for data center development at the state and local level.
Trump dines with Anthropic CEO ahead of event with tech leaders
Trump’s meetings with top tech leaders come as bipartisan concern grows over what might happen if the government does not create guardrails
Thieves steal Nvidia-branded trailer, find sand instead
Thieves stole two trucks, including an Nvidia-branded trailer, as AI hardware thefts rise. Their haul: 40,000 pounds of sand.
Thieves steal Nvidia-branded trailer, find sand instead
Thieves stole two trucks, including an Nvidia-branded trailer, as AI hardware thefts rise. Their haul: 40,000 pounds of sand.
WildBrain Unveils New Strawberry Shortcake Launches
WildBrain releases trailer for new Strawberry Shortcake series as franchise builds toward 50th anniversary with new partnerships.
Fall foliage: Science behind vibrant autumn colors
JACKSON, Wyo. — Welcome, fall! As autumn weather settles across Jackson Hole, a magnificent display of colorful foliage can be seen all over the valley. The National Weather Service previously shared a helpful infographic on social media to help explain the chemistry that makes leaves change colors at this time of year. In short, warm […]
Sea level rise reshaping California beach town and threatening rail line
San Clemente's North Beach is now split and officials have used rocks to shore up a seaside rail line. But residents say the structure is making erosion worse and more sand is needed to nourish the beach.
New 'Pokémon Winds and Waves' Leaks Fill Major Gap Left by Game Freak's Silence
Including gameplay, maps, and Elite Four character models
President of Business Operations Dewayne Hankins | 2026-27 Media Day
Watch this latest video | Portland Trail Blazers
Trump ignites outrage from political world by ‘stealing’ from taxpayers to fund ad campaign: ‘Completely illegal’
Experts rail against ‘corrupt’ use of public dollars for ‘political propaganda’ ahead of midterm elections
Reward Passes: our new progression mechanic, explained
Frozen Trail arrives October 8, and with it, a new progression mechanic we call the Reward Pass. Here’s everything you need to know about the system, and what to expect from the two Passes coming with Frozen Trail.
5 ‘trailblazing’ caribou return to Canada’s wilderness
The animals were raised in North America's first conservation breeding program for Caribou.
First Glance: Texas A&M vs Arkansas
Aggies look to get the season back on the rails against the Hogs
A trailblazer in science and teaching - College of Arts and Sciences
Chemistry Professor Emerita Linda Spremulli will be honored for her lasting impact on generations of scientists ahead of the Linda L. Spremulli Trailblazer Chemistry Symposium on Oct. 2.
Scientists develop solar tech that turns seawater to clean water
What if turning ocean water into fresh drinking water didn’t require massive amounts of energy or leave behind a trail of toxic environmental waste? Well, researchers at the University of Rochester’s Institute of Optics recently achieved this with a monumental breakthrough. The groundbreaking discovery While traditional desalination plants rely on high-energy heat or heavy pressure […] Read the original article here: Scientists develop solar tech that turns seawater to clean water
Can Orlando Magic Answer One Major Question This Season?
Injuries frequently derail Orlando’s momentum, leaving fans wondering if a stable roster and veteran continuity can finally transform this young core into a resilient postseason threat.
How political tensions over Trump family crypto ventures derailed Clarity Act
President Trump and his family’s sprawling empire of cryptocurrency businesses cast a long shadow over efforts this year to negotiate a bill regulating the industry. They arguably weighed down bipa…
Green: Nets’ Porter Jr. Lost Motivation After All-Star Snub
Draymond Green reveals how a midseason disappointment derailed Porter Jr.'s focus, potentially costing him a massive contract extension.
Letter | Rail merger would be a boon for businesses
Dear Editor: As a small business owner in the building industry, I know how much businesses like ours depend on a reliable supply chain, including the rail network that moves
Blazers Should Ease Damian Lillard Back Into Action
Returning from a 500-day hiatus and a torn Achilles, the 36-year-old superstar requires a disciplined ramp-up to ensure he remains explosive alongside Ja Morant for a postseason push.
Athol Community Health Fair & Music Festival to open Oct. 3
ATHOL – Bob Curley, a U.S. Army veteran and president of the North Quabbin Trails Association, is hoping the first Annual Athol Community Health Fair & Music Festival will generate a greater sense of community involvement. The event will take place on Saturday, Oct. 3, from 1 to 6 p.m. at Mill Brook Crossing, formerly […]
Pokémon Space Trail and Pokémon Merchandise Land at the Science Museum in World Space Week
Pokémon fans can join a new space-inspired adventure at the Science Museum from Friday 2 October, when an out-of-this-world trail takes over the museum’s galleries as Trainers around the world cel…
Naples industrial building sells for $8 million
Rail Head Industrial Park recently changed hands in Collier County.
Ruby on Rails creator declares 'pencils down' on handwritten code
David Heinemeier Hansson said his software firm was "done writing code by hand." His company will only hand-write code when an AI agent can't.
Ruby on Rails creator declares 'pencils down' on handwritten code
David Heinemeier Hansson said his software firm was "done writing code by hand." His company will only hand-write code when an AI agent can't.
Sooners trying to get back in the game, trail 28-6 in third quarter
Mateer connects with Rocky Beers for Sooners first score: Mateer, still trying to shake off a tumultuous first half, connected with tight end Rocky Beers for a 17-yard score. OU
Residents see preview of Bonds Ranch Road bridge over Business 287, railroad crossings
Preliminary design includes relocated rail lines at the intersection.
YouTube and Meta Reverse Course, Will Accept 'Musk' Trailer Ad
The Google unit says the ad was "temporarily restricted" while Meta calls it "an error." TikTok and X remain silent.
'Werwulf' trailer: Willem Dafoe hunts Aaron Taylor-Johnson in Robert Eggers' latest
Aaron Taylor-Johnson, Lily-Rose Depp, and Willem Dafoe star in this gothic tale.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Wolverine Now Officially Lets Players Turn Off Its Most-Hated Feature
Goodbye, scent trails
Insomniac lets players turn off the dreaded "fart trail" from Marvel's Wolverine
Insomniac lets players turn off the dreaded "fart trail" from Marvel's Wolverine
Marvel's Wolverine Dev Adds Option to Turn Off Controversial Scent Trails and More in New Update
Insomniac Games has published a new Marvel's Wolverine update that adds an option to turn off those controversial scent trails for collectibles.
D'Aneglo Russell Could Make Sense for Trail Blazers
Fresh off his Memphis release, the veteran playmaker offers Portland low-risk backcourt depth and elite shot-creation to fortify a roster suddenly aiming for a Western Conference playoff run.
AP | A data-sharing clause derailed US-Zimbabwe health talks. Now all funding ends this month
The US will end funding for Zimbabwe’s health programs at the end of September following the collapse of negotiations over a US-proposed deal.
Pappas hears from Lakes Region business owners about rising costs, fewer visitors
U.S. Rep. Chris Pappas was on the U.S. Senate campaign trail in the Lakes Region on Friday, touring businesses to discuss the impact of rising costs and fewer visitors.