SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " 2 to " 261 found 🔀 AI-powered Shuffle
Saturday Sports: Watertown Men’s City Golf Championship, 1812 Tournament, and more
Here’s a recap of your North Country sports this Saturday.
Friday Sports: 1812 Tournament on the horizon
Here’s a recap of your North Country sports this Friday.
This Should Have Been the Grant Wahl World Cup
The preeminent soccer journalist in the U.S. died at the 2022 tournament.
Science Kids Has Seats Available for Classes in August
During a recent interview with Sheridan Media, Science Kids Executive Director Jule Rieder said that there are available seats remaining for a couple of classes in August for 12 to 14 year-old learners. Click here to learn more about Science Kids, including registration information for the available seats in the August classes.
Heat Wave Caused Some 480 Excess Deaths in Netherlands, Health Authorities Say
AMSTERDAM, July 2 (Reuters) - Last week's unprecedented heat wave led to around 480 excess deaths in the Netherlands, Dutch health authorities said on Thursday. • Excess deaths in the week from June 22 to 28 were mainly among people aged 80 years and older. • Most were reported in the ...
Controversial penalty ends Senegal’s FIFA World Cup run against Belgium
Late VAR penalty leads to fury as Senegal blows 2-0 lead, loses 3-2 to Belgium in dramatic World Cup Round of 32 exit.
Moto Tag 2 launches in the US with Find Hub UWB support, $20 for a limited time
After launching in other parts of the globe earlier this year, Motorola is finally bringing Moto Tag 2 to the...
Amazon Is Awash With AI-Written Guideslop For Unfinished Games
Buy your novel-like, image-free, hallucinated guide to Alien: Isolation 2 today!
Efzimfotase alfa demonstrated improvements in bone health in treatment-naïve pediatric patients with hypophosphatasia achieving median difference of 1.67 vs placebo in RGI-C Score at week 25 in MULBERRY Phase III trial
Positive results from the MULBERRY Phase III trial showed that efzimfotase alfa (ALXN1850), an investigational enzyme replacement therapy, demonstrated a statistically significant and clinically meaningful improvement in bone health in children (2 to
Black Business Expo 2026 in Pensacola
Looking for meaningful connections, community engagement, and a chance to support local Black businesses? Join us for the Black Business Expo 2026, Sunday, June 28th, from 2 to 6 p.m. in the historic Belmont-DeVilliers District in Pensacola.
Women’s Sports Top 10
#1 71% increase in women’s sports minutes viewed from 2022 to 2025 with over 46 billion minutes of women’s...
Here's what's new with iOS 27 beta 2
Apple released iOS 27 beta 2 today, giving developers the first follow-up update since iOS 27 debuted at WWDC. The...
UFL viewership stays level from Year 2 to Year 3
It seems as if the UFL, the upstart spring football league that just completed its third season, is finding somewhat of a baseline when it comes to viewership. The league averaged 674,000 viewers in its third season across ABC, ESPN, ESPN2, Fox, FS1, and NFL Network, up 1% versus average viewership in its second season…
'Love Island USA' pop-up villa coming to Rockefeller Center in NYC
Peacock is bringing an immersive 'Love Island USA' fan experience to Rockefeller Center from June 22 to June 24.
NM spent nearly $844M on behavioral health, but 'investment is not yet matching the outcome'
New Mexico has spent $843.5 million since 2022 to rebuild state’s behavioral health system but still faces problems.
Health and Wellness Market Size to Hit $12.9 Trillion by 2031 Growing at a CAGR of 10.9%: Allied Market Research
As per a new report published by Allied Market Research, titled, "Health and Wellness Market by Product Type (Beauty & Personal Care Products, Health & Wellness Food, Wellness Tourism, Fitness Equipment and Others): Global Opportunity Analysis and Industry Forecast, 2022–2031," the global health and wellness market size was valued at $4.7 trillion in 2021 and is estimated to reach $12.9 trillion by 2031, growing at a compound annual growth rate (CAGR) of 10.9% from 2022 to 2031.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Bayern unlikely to pursue Marcus Rashford despite holding talks
Well-known transfer journalist Fabrizio Romano is reporting that Bayern Munich's focus is not centred around Marcus Rashford.Despite this, there were some calls from Bayern in the past 2 to 3 weeks to...
Doña Ana County OKs more back pay for health workers at detention center
EL PASO, Texas (KTSM) — Doña Ana County commissioners voted on Friday, June 12 to provide additional back pay to employees working for the healthcare provider at the County Detention Center. …
Hurricanes beat Golden Knights 4-2 to take series lead
The Carolina Hurricanes beat the Vegas Golden Knights 4-2 to take a 3-2 lead in the Stanley Cup Final.
How the “Every Year After” finale sets up season 2 to adapt “One Golden Summer”
That one photo could change everything for Charlie.
Fire Emblem: Fortune's Weave gets Nintendo Switch 2 release date, Dagdan Collection revealed
After it was announced close to a year ago, Fire Emblem: Fortune’s Weave received its release date on Nintendo Switch 2 today. The game will be available on September 17, 2026. A special edition has also been revealed, pictured above. We originally found out about Fire Emblem: Fortune’s Weave during a Nintendo Direct last September. Nintendo only committed to a...
Rice Business’ Rodriguez celebrates 10 years at university and new role
Deans, faculty, staff and board members gathered June 2 to celebrate Rice Business Dean Peter Rodriguez’s 10 years transforming the business school at Rice University and bid farewell as he steps into a new role as the 15th president of Wake Forest University.
Motorola News | Designed for Comfort, Built for Everyday Entertainment: Introducing the new motorola edge 2026 and moto buds 2
Motorola brings the new edge and moto buds 2 to North America, designed to elevate the features that matter most to today's consumers.
2026 Cubs Heroes and Goats: Game 57
Back-to-back! The Cubs win 7-2 to split with the Pirates.
Summer Motion entertainment lineup announced
The lineup runs from July 2 to July 4.
News4Jax goes on ride along with AmeriPro Health first responders for National EMS Week
News4Jax got the chance to do a ride along with a Jacksonville emergency services agency on May 22 to get a real-time look at how just seconds can make a difference.
Comanche Nation Entertainment launches school supply drive for southwest Oklahoma students
Comanche Nation Entertainment is launching its annual school supply drive June 2 to help students across southwest Oklahoma.
Comanche Nation Entertainment launches school supply drive for southwest Oklahoma students
Comanche Nation Entertainment is launching its annual school supply drive June 2 to help students across southwest Oklahoma.
Scientists warn that current vitamin B12 guidelines may be putting your brain at risk
Getting enough vitamin B12 to meet current health guidelines may not actually be enough to protect the aging brain. Researchers at UC San Francisco found that older adults with “normal” but lower levels of active B12 showed signs of slower thinking, delayed visual processing, and more damage to the brain’s white matter — the communication highways that help different brain regions work together.
“Rust Never Sleeps” – Canadiens 6, Hurricanes 2
The Carolina Hurricanes dropped their first 2026 postseason game in grand fashion by a score of 6-2 to the Montreal Canadiens. With the loss, they fall behind 1-0 after game one of the Eastern Conference Finals. The Canes had a record 11 day break between games and many wondered if that pause would cause some […]
World Health Assembly Condemns Iranian Strikes On Gulf States, Health Fallout Of Hormuz Closure
The World Health Assembly (WHA) voted 91-2 to adopt a resolution condemning Iranian attacks on civilian infrastructure across Gulf countries amid its war with
Warhammer Skulls 2026 Showcase Streams Live and We're Detailing All the Latest News, Reveals, and Game Updates From the Event
Warhammer Skulls is back! The showcase event for all things Warhammer video games promises to deliver big news on everything from Space Marine 2 to Darktide, and we'll be reporting live on all the announcements, reveals, and updates.
Sports in Brief: An update on the Wasatch High School spring sports teams
The Wasatch boys soccer team fell in the first round of the playoffs on May 8 3-2 to Salt Lake City’s West High. The Wasps were tied 2-2 with their opponents at the half, who scored the game winner in the second half. Wasatch ended the season 11-7, a down year for the program that […]
Mike Tyson shares the advice that shaped his champion mindset
"I had to learn that at 12 to be the champion at 20," Mike Tyson, now 59, said.
Open-Source "low_latency_layer" Brings Reflex & Anti-Lag 2 To AMD & Intel GPUs On Linux
A new open-source project called low_latency_layer is an implicit Vulkan layer that enables AMD Anti-Lag 2 and NVIDIA Reflex 2 to reportedly work in a hardware-agnostic manner so that AMD and Intel graphics cards can both enjoy Reflex or Anti-Lag 2 working on non-AMD graphics cards as well.
Georgia woman works through injuries as health insurance costs soar
This story is available through The Current GA. Carry Smith yawned as she fastened the driver’s side seat belt in her 2002 Toyota Sequoia. On a Sunday in early May, Smith headed to one of her four part-time jobs in Chatham County, part of her seven-day work week. Two years earlier, Smith suffered life-threatening injuries […]
Miami Dolphins Rookie Le'Veon Moss Retires Suddenly At 23
With training camp still over two months away, the Miami Dolphins have unfortunately announced that rookie running back Le’Veon Moss won't be present for it. The Dolphins signed Moss as an undrafted free agent on May 8. The talented running back from Texas A&M had 1,767 yards and 22 touchdowns ...
Louisiana Republicans' plan to gut New Orleans’ court system nears Gov. Jeff Landry's desk
In its current form, Senate Bill 217 by Sen. Jay Morris, a West Monroe Republican, cuts the number of criminal court judges from 12 to 9 and civil court judges from 14 to 13. It also halves both the number of juvenile court judges and traffic judges, from four to two.
HHS expands access to Parent-Child Interaction Therapy through telehealth | Health and Human Services North Dakota
North Dakota Health and Human Services (HHS) FamilyFirst Services now offers Parent-Child Interaction Therapy (PCIT) through telehealth by an approved provider to eligible families.Parent-Child Interaction Therapy is an evidence-based program for children ages 2 to 7 and their parents or caregivers. It is designed to improve child behavior, strengthen parenting skills and build healthier parent-child relationships.
Hawaii baseball leaves itself work for Big West tourney with loss to UC Davis
UH drops last 2 to UC Davis at Dobbins Stadium
Canadiens beat Sabres 6-2 to take a 2-1 lead in second-round
Game 4 is Tuesday night in Montreal.
Canadiens beat Sabres 6-2 to take a 2-1 lead in second-round
Game 4 is Tuesday night in Montreal.
NBA Mock Draft: With 2026 lottery now set, AJ Dybantsa goes No. 1 to Wizards, Darryn Peterson No. 2 to Jazz
Adam Finkelstein's first mock draft after the NBA Draft Lottery set the order for the first 14 picks
Guardians Drop Game 2 to the Twins 2-1
That was a really tough loss for the Guardians. They had so many opportunities to win that game and they just could not do it. I look back at the bottom of the 10th, Chase DeLauter had a lineout with an expected batting average of .520. Then Daniel Schneeman lined out with an expected batting […]
Antrim hold on for opening Joe McDonagh Cup win
Antrim are off the mark in the Joe McDonagh Cup with a 1-22 to 4-9 victory over London in Ruislip.
Steam Users Have Until May 12 to Get 2025 Open World Game Completely Free of Charge
Steam users can grab a 2025 open-world game completely free of charge, but only until May 12.
The Hidden Opponent spotlights student-athlete mental health
Led by softball player Maddie Manes '26, swimmer Hannah Waldron '27, and baseball player Danny Tambascia '28, Brandeis' chapter of The Hidden Opponent (THO) continues to grow and expand its impact on campus. The Hidden Opponent is a national nonprofit organization that works with high schools and colleges to promote discussions around mental health in athletics. They recently collaborated with the Brandeis softball team during their matchup against Tufts on April 22 to highlight their mission ahead of May's Mental Health Awareness Month.
Pistons hold off Cavaliers in Game 2 to take 2-0 series lead
Another big 4th quarter from Cade Cunningham pulled Detroit to an early lead at home.
Cristiano Ronaldo Scores 100th Saudi Pro League Goal
Cristiano Ronaldo has scored his 100th Saudi Pro League goal as Al-Nassr beat Al-Shabab 4-2 to move five points clear at the top of the table.
Apple Faces £3 Billion UK Trial Over iCloud Lock-In Claims
Apple was not able to narrow the scope of a UK lawsuit accusing it of locking 40 million UK consumers into iCloud, to the detriment of third-party cloud storage providers. British consumer group Which? first filed the lawsuit in late 2024, and is asking for £3 billion for UK Apple customers. Apple wanted to exclude non-paying iCloud users from the lawsuit, but the tribunal denied Apple's request in a 2 to 1 majority.
Absci Reports Business Updates and First Quarter 2026 Financial and Operating Results
Successfully dosed all four planned healthy volunteer SAD cohorts of ongoing ABS-201™ HEADLINE trial; well-tolerated with favorable emerging safety data Preliminary pharmacokinetic (PK) modeling from HEADLINE trial supports ABS-201's targeted dosing interval Initiated dosing of first MAD cohort of AGA participants of ongoing ABS-201™ HEADLINE trial Expanding prolactin program portfolio with addition of ABS-202 to internal pipeline VANCOUVER, Wash. and NEW YORK, May 07, 2026 (GLOBE NEWSWIRE) -- A
Iowa Association of Business and Industry’s Taking Care of Business Conference starts June 2
The Iowa Association of Business and Industry will host more than 500 state leaders at its annual Taking Care of Business Conference in Coralville and Iowa City from June 2 to 4, 2026, for three days of discussions on key economic and leadership issues. The conference agenda features a CEO panel moderated by Debi Durham, […]
2026 Live on the Levee entertainment lineup revealed
The free 10-night concert series is scheduled for May 22 to July 31.
Here’s everything new in Android 17 QPR1 Beta 2 [Gallery]
Like the first preview, Android 17 QPR1 Beta 2 today does not contain many user-facing changes that would explain the...
New York Knicks vs. Philadelphia 76ers channel: Where to watch Game 2 tonight, tipoff time, series schedule and more
How to watch the Knicks vs. 76ers Game 2 this Wednesday.
‘The Lost Boys’ and ‘Schmigadoon!’ earn 12 Tony nominations each to lead the field
Lexington native Rachel Dratch was also among the nominees in this year's crop.
Horizon Hunters Gathering second closed test set for May 22 to 25
Publisher Sony Interactive Entertainment and developer Guerrilla Games will host the second closed test for cooperative action game Horizon Hunters Gathering from May 22 to 25, the companies announ…
[Form 4] Dolphin Entertainment, Inc. Insider Trading Activity
Dolphin Entertainment, Inc. Chief Executive Officer William O'Dowd IV purchased additional shares of the company’s Common Stock in the open market. He bought 3,400 shares on May 4, 2026 at a weighted average price of $1.46 per share, with individual trade prices ranging from $1.42 to $1.51.
Man Utd beat Liverpool, Spurs climb out of relegation zone
Manchester United beat Liverpool 3-2 to seal a return to the Champions League next season, while Tottenham climbed out of the Premier League relegation zone with a 2-1 win at Aston Villa on Sunday.Villa should still secure Champions League qualification, but Bournemouth closed the gap on the top five to six points with a 3-0 win over Crystal Palace.
The Devil Wears Prada 2 to Lenny Henry: your complete entertainment guide to the week ahead
Meryl Streep stars in the long-awaited sequel to the fashion-industry hit, and the comic, actor and bona fide national treasure returns to the stage
High school sports 12 top performers from Wednesday went the distance
They went the distance and dominated. Here are the top 12 high school sports performers from Wednesday. See who made the cut.
Fantasy Football Power Rankings: Stacking the teams from 32 to 1 in aftermath of the 2026 NFL Draft
Central Florida mental health expert shares tips to help navigate testing season stress
Licensed mental health counselor and owner of Enriched Life Counseling & Consulting, Treshonda Baucom, joins WESH 2 to discuss how students, parents and educators can overcome standardized testing stressors
High school sports 12 top performers from Thursday did it all
Whether it was on the field, the track or the mound, Thursday's high school sports top performers did what their teams needed to come away with a win.
Pistons tie series with monster run to wipe out Magic 98-83 in Game 2
The Detroit Pistons used an insane 30-3 run to open the third quarter, breaking the Orlando Magic in Game 2 to tie the NBA playoff series at 1-1.
Apple rolls out iOS 26.4.2 to fix a flaw that allowed the FBI to access push notifications
The latest iOS update patches a security flaw that made deleted push notification data accessible on some iPhones and iPads.
NVIDIA says new ReSTIR path tracing update is 2 to 3 times faster, but this is still research
ReSTIR PT Enhanced could lower the cost of real-time path tracing NVIDIA researchers have published a new paper called ReSTIR PT Enhanced: Algorithmic
WrestleMania 42 Night 2 results, full list of winners
WWE WrestleMania 42 is in the books, after an action-packed weekend at Allegiant Stadium in Las Vegas, Nevada. On Sunday night, Night 2 took place with four championships on the line. In the main event, Roman Reigns pinned CM Punk…
Indonesia advances One Health and pandemic preparedness through CARE-I
CARE-I is financed by the Pandemic Fund, a global financing mechanism established in 2022 to strengthen pandemic prevention, preparedness and response, particularly in low- and middle-income countries. The programme focuses on advancing the One Health approach by strengthening collaboration across human, animal and environmental health sectors at both national and subnational levels. It will be implemented for three years from 2026 to 2028.
Baseball Falls in Series Finale at Jax State
JACKSONVILLE, Ala. – FIU's baseball program fell 7-2 to Jacksonville State in the series finale Sunday afternoon at Rudy Abbott Field at Jim Case Stadium in Conference USA (CUSA) play.
Why The Tencent Music Entertainment Group (TME) Story Is Shifting As Valuation And Views Reset
Tencent Music Entertainment Group has seen its fair value estimate reset from about US$26.92 to about US$17.98, a sizable shift that points to a more restrained view of potential upside at current levels. This change lines up with mixed analyst commentary, where a cluster of downgrades focused on competition and earnings visibility sits alongside at least one upgrade highlighting possible upside if current headwinds ease. Read on to see what is driving this evolving narrative and how you can...
S.F. measles case highlights risk for babies too young for vaccine
Even parents following standard measles vaccination guidance, which recommends the first shot at 12 to 15 months, may find their infants exposed to the disease as it resurges globally, experts say.
Victor Perez Shoots 9-Under 62 in Round 1 for First LIV Golf Lead in Mexico City
Victor Perez fired 9-under 62 to lead LIV Golf Mexico City by three shots over Jon Rahm after Round 1.
How ESPN Is Bringing WrestleMania 42 to Life Across Sports, Entertainment, and Culture | The Walt Disney Company
WrestleMania 42 — the WWE's biggest event — takes center stage this weekend and here's how ESPN is bringing the show to new fans.
How ESPN Is Bringing WrestleMania 42 to Life Across Sports, Entertainment, and Culture | The Walt Disney Company
WrestleMania 42 — the WWE's biggest event — takes center stage this weekend and here's how ESPN is bringing the show to new fans.
Overwatch launches on Nintendo Switch 2 with performance issues, Blizzard confirms patch in the works
Overwatch just launched on Nintendo Switch 2 today, but things haven’t gone smoothly. Soon after release, players reported issues with the port – notably with performance. Blizzard promised that the new Nintendo Switch 2 version would run up to 60 frames per second. However, some fans thought that the Nintendo Switch 1 version was accidentally uploaded since the action felt...
New Mexico childhood obesity up as Trump administration cuts erode healthy food programs
By third grade, New Mexico childhood obesity rates outpace the national average — which hovers around 20% for those 2 to 19.
Overwatch out on Nintendo Switch 2 tomorrow, up to 60 FPS and more
We have an update on Overwatch (previously known as Overwatch 2), as Blizzard just confirmed the release date for the Nintendo Switch 2 version. As it turns out, it’ll be out tomorrow. One of the highlights of Overwatch on Nintendo Switch 2 is support for up to 60 frames per second for both docked and handheld play. Blizzard says the...
Universities Allied for Essential Medicines advocates for affordable health care
While a vial of insulin takes as little as $2 to manufacture, it can cost consumers $250 in the United States. Universities Allied for Essential Medicines, an international advocacy organization that has chapters at universities including UCLA, raised awareness about medication unaffordability during its annual North American conference at the Neuroscience Research Building from April 3 to 5.
The transformative power of sports with Telemundo and FC Dallas
Players aged 5 – 12 took part in soccer clinics w/ FC Dallas coaches, giveaways & more!
Arizona State tennis programs head to Big 12 tournaments
Here are the events happening around Arizona State athletics from April 12-18, 2026.
Orange County restaurants shut down by health inspectors (April 2-9)
There were 12 restaurants and food establishments ordered closed by Orange County inspectors from April 2 to April 9.
More women in politics does not always mean more gender equality
Evidence on the policy impact of female politicians is mixed. This column uses data on bills sponsored in the Italian House of Representatives between 1987 and 2022 to show how female politicians’ engagement with women’s issues is systematically related to the gender norms of the environments in which they were born. The findings suggest that while increasing the number of women in politics remains essential to broaden representation and diversify policy priorities, if social norms remain traditional, progress on gender equality may still be slow.
AMD Ryzen 9 9950X3D2 To Be Priced At $899 USD
At the end of March AMD announced the Ryzen 9 9950X3D2 processor with both dies having 3D V-Cache
Science Center’s last-minute bid fails as town advances acquisition of Main Street building
The Riverhead Town Board voted 3-2 to advance acquisition of the Long Island Science Center’s East Main Street building despite a last-minute 92-page submission from project supporters.
UNE faculty, business executive board mentor high schoolers in regional workforce development challenge
Students from multiple high schools in southern Maine gathered on April 2 to compete at the University of New England in the Junior Achievement of Maine’s (JA Maine) Titan Challenge, and several teams were mentored by faculty in UNE's College of Business — including the winning team in the southern Maine region.
Instant observations: Sixers fall to Spurs despite Victor Wembanyama injury
Joel Embiid had 34 points and 12 rebounds and the Spurs lost Victor Wembanyama at halftime, but the Sixers still fell 115-102 to San Antonio in a critical playoff race...
China Expands Nuclear Infrastructure amid Global Arms Control Breakdown
Satellite imagery indicate that entire villages in Sichuan province were demolished in 2021–2022 to make way for expanded nuclear facilities.
New limited-time offer brings together Nintendo Switch 2 and Super Mario Galaxy + Super Mario Galaxy 2 - News
Purchase the Nintendo Switch 2 System with Super Mario Galaxy + Super Mario Galaxy 2 at Select Retailers and Save $20 From April 12 to May 9 April is shaping up to be a cosmic-sized month for Mario! After seeing The Super Mario Galaxy Movie (in thea…
The newest entertainment facility in central Nebraska is now open in Kearney
Drop Zone features an 18-hole putt-putt course, 32 top tracer bays and four pickleball courts.
Double Your Nintendo Switch 2's Battery Life With This $20 Amazon Find
Finding the battery life of the Nintendo Switch 2 to not be what you'd prefer when gaming on the go? This cheap Amazon gadget will help you out.
The cost to jobs and public health from the EPA rollbacks (Episode 30)
The US Environmental Protection Agency has announced a major deregulation of greenhouse gas emissions, effectively repealing 25-year-old emission standards for all light, medium, and heavy vehicles and engines of model years 2012 to 2027 and beyond.
A leaker claims Nintendo is set to release Zelda-themed limited edition Switch 2 to tie in with release
A leaker with an unproven track record, Shpeshal Nick, has stated that Nintendo is planning to release a limited edition The Legend of Zelda: Ocarina of Time Nintendo Switch 2 console to tie in with…
12 tons of KitKats vanished in a European highway heist
Nestlé said 12 tons of KitKats were stolen between Italy and Poland.
He wants kids to love science and to see people who look like them who love it, too
Maynard Okereke, the “Hip Hop MD,” will be at San Diego’s Central Library on April 2 to share his book, “Zombie Spiders and Asteroid Blasters: 16 Incredible Ways that Scientists are Changing the World”
Public Health Week focuses on well-being of URI community
KINGSTON, R.I. – March 27, 2026 – A full week of health-related activities are scheduled at the University of Rhode Island from April 6-12 to celebrate National Public Health Week. Similar events will be held nationally. Public Health Week will be hosted by the URI Department of Public Health, with support from Dean Patrick Vivier […]
Oscar-Winning Alumnus Returns to Pasadena’s ArtCenter for Entertainment Design Expo
One week after winning the Academy Award for Best Animated Feature, KPop Demon Hunters co-director Chris Appelhans returns today to ArtCenter College of Design, the Pasadena campus where he studied illustration, for the college’s third annual Entertainment Design Expo. The expo, known as ENTX, opens the Hillside Campus to the public for a full day of gallery exhibitions, game playtesting, animation screenings and interactive experiences featuring work from more than 200 ArtCenter students and alumni. General admission is free with advance registration. Two industry panels — including Appelhans’s talk — require $15 tickets. Appelhans, who graduated from ArtCenter with a bachelor of fine arts in 2002, co-directed KPop Demon Hunters with Maggie Kang. The animated film, produced by Sony Pictures Animation and released on Netflix, became the streaming platform’s most-watched film in history, according to Netflix, and swept awards season with wins at the Golden Globes, the Annie Awards and the Grammys before taking the Oscar on March 15. His talk and audience Q&A is scheduled from noon to 1 p.m. in the Ahmanson Auditorium. Doors open at 11:30 a.m. The film’s ArtCenter ties extend beyond its co-director. Art director Angela Sung, cinematographer Gary H. Lee, visual development artist Celine Kim and painter Simon Baek are all ArtCenter graduates who worked on the production, according to the college. The free portions of ENTX include a concept design showcase, a production design gallery, a model gallery, a stop motion studio preview, an alumni gallery and a KPop Demon Hunters fan art gallery. Visitors can also playtest games designed by ArtCenter students. An Animation Shorts Showcase runs from 2 to 3 p.m. and includes “Boy, I’m Scared,” a capstone short by ArtCenter graduate Lindsey Tenaglia that was named a semifinalist for the 2025 Student Academy Awards in the animation category. Also screening
Why mosquitoes always find you and how they decide to attack
Scientists have finally cracked how mosquitoes decide where to fly—and it’s not by following each other. Instead, each insect independently reacts to visual cues and carbon dioxide, zeroing in on humans when both signals align. Dark colors and CO2 together create the strongest attraction, triggering swarming and biting behavior. This insight could reshape how we design traps and prevent mosquito-borne diseases.
Burcum: UCare collapsed. The Legislature needs to ask why.
"How did UCare, one of Minnesota’s largest health insurers, go from posting record earnings for 2022 to collapsing in 2025?" columnist Jill Burcum writes.