SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " Device " 1,782 found 🔀 AI-powered Shuffle
Here’s who’ll win the World Cup, according to science
Statisticians from across Europe teamed up to train a competition-predicting, machine learning algorithm. This is what they found.
A body on the edge of our Solar System has an atmosphere – and scientists still aren't sure how that's possible | BBC Sky at Night Magazine
An object known as (612533) 2002 XV93, lies in the Kuiper Belt and is 500km (310 miles) wide. And astronomers found an atmosphere round it.
Apple’s Early Prime Day Sale Is Live. We Found the Best Deals on MacBooks, iPads and AirPods
Act now and enjoy Prime Day savings on Apple favorites like Beats headphones, AirPods and iPads.
First US patient enrolled in device study to reduce coronary microvascular dysfunction
The self-expanding A-Flux device is implanted in the coronary sinus to increase pressure on the venous side of the heart and improve perfusion in smaller vessels.
The MacRumors Show: Hands-On With iOS 27, Brutal watchOS 27 Cuts, and More
On this week's episode of The MacRumors Show, we continue unpacking WWDC 2026 and take a closer look at iOS 27, macOS Golden Gate, and Apple's other new software updates coming this fall. Subscribe to The MacRumors Show YouTube channel for more videos iOS 27 supports the same iPhones as iOS 26, including the iPhone 11 and second-generation iPhone SE, giving the update the widest device compatibility of any iOS release to date.
"This Isn't Your Granny's Flip Phone" - Commodore Defends Its $500 Dumbphone
"Nobody could sell this device for less"
Apple just said the thing about Siri that we’ve long wanted to hear
One key Siri AI upgrade is that it’s the same Siri everywhere, regardless of device—which Apple says was a very intentional goal.
Researchers uncover an unpatchable security flaw affecting several iPhone generations
All devices running A12, A13, S4 and S5 chips are at risk. Researchers at Paradigm Shift published an extensive report that details the inherent security...
Prime Day 2026: Best Early Apple Device and Accessory Deals Now Live
Amazon is soon to be back with its annual summertime Prime Day event, lasting for four days from June 23-26, one of the longest Prime Day events yet. As it does every year, Prime Day offers shoppers a huge selection of deals across Amazon's storefront, and there are already many deals you can get on sale ahead of the event. Note: MacRumors is an affiliate partner with Amazon. When you click a link and make a purchase, we may receive a small payment, which helps us keep the site running.
watchOS 27 drops support for five Apple Watch models, here's why
When Apple announced watchOS 27 last week, one thing people noticed right away was device compatibility. Apple is dropping support...
Apple Explains Why watchOS 27 Drops Support for So Many Models
Apple today detailed why five Apple Watch models will miss out on watchOS 27 and the new Siri AI features that come with it. The Apple Watch Series 6, 7, 8, SE 2, and the original Apple Watch Ultra will not receive watchOS 27, and will only get basic security updates going forward. With the update, Apple is effectively dropping three years' worth of device support in a single software update, which is unprecedented for the product line.
Valve's Steam Controllers Are Out Of Stock Until 2027
If you reserve the device today, you've got at least a six month wait
The Ancient Egyptians loved this rare gem – scientists just found it in a cracked meteorite that fell from Mars | BBC Sky at Night Magazine
Astronomers analysing a piece of Martian meteorite NWA 8171 have found garnet, a dark-red gem that could reveal the secrets of Mars's past.
New unpatchable exploit targets Apple devices with A12 and A13 chips
Researchers at Paradigm Shift have published the technical details of usbliter8, a new unpatchable iPhone BootROM vulnerability.
Philips Hue Adds Play Table Lamp, Floor Lamp, and New Candle Bulbs
Signify today announced two new Philips Hue devices to expand its Hue Entertainment lineup, debuting the Philips Hue Play Table Lamp and the Philips Hue Play Floor Lamp Large. There are also new candle bulbs. The two lamps are similar to the existing Signe Hue table and floor lamps, featuring a tall, linear design that casts light on a wall or surface behind the light.
Apple's A12 and A13 Chips Facing New Unpatchable Exploit
Security research firm Paradigm Shift today published details of a new BootROM vulnerability affecting Apple's A12 and A13 chips, along with a working proof-of-concept exploit named "usbliter8". The BootROM, or SecureROM, is the first code an iPhone runs when it powers on. Because it is baked directly into the chip at manufacture, any vulnerability found there cannot be fixed with a software update, meaning affected devices will remain vulnerable for the rest of their lives.
I test TVs for a living. These are the 6 best early Prime Day TV deals on Amazon
Our tech writer has been testing TVs, soundbars and streaming devices, and he’s found the first six great home entertainment deals of Prime Day 2026.
Brewer Science to Acquire Semiconductor Chemical Business Line from Heraeus Epurio
Brewer Science, Inc., a global leader in advanced materials and processes for the fabrication of cutting-edge microdevices, today announced it has entered into an agreement to acquire the semiconductor chemicals business line of Heraeus Epurio, a recognized technology leader in ultrapure electronic chemicals used in semiconductor manufacturing. The transaction will include the Heraeus Epurio semiconductor chemicals production site in Dayton, Ohio, along with the associated sales and support pers
The truth about brain rot, according to science
Emerging research suggests overusing digital devices can be harmful, especially to mental health. But does being overly online truly rot our brains?
Is your Pixel running smoother after updating to Android 17? [Poll]
How is the Android 17 performance with your Pixel, and are you experiencing a better device across the board now?
Pixel Screenshots no longer exclusively uses on-device AI
Like Magic Cue late last year, Pixel Screenshots is moving beyond just using on-device AI to leverage cloud processing.
St. Francois Co. man charged, illegal gaming devices seized from business
A St. Francois County, Mo. man is facing charges after 13 illegal gaming devices were seized, along with cash, as part of an investigation by the attorney general, local and state police.
iPhone Air With Dual Lens Camera Coming in Spring 2027
Apple is working on a new iPhone Air that's expected to launch in spring 2027, reports Bloomberg. The updated iPhone Air could get an Ultra Wide lens in addition to the Wide lens to make it a better value for the money. An iPhone Air with two camera lenses has reached the advanced testing phase. The device has the same design as the current model with the exception of the extra lens.
Apple Prepares Second-Generation iPhone Air for Spring 2027
Apple Inc. is preparing a second-generation iPhone Air for spring 2027, aiming to boost the appeal of the slimmed-down device, according to people with knowledge of the matter.
Samsung phones are getting a new feature for checking the health of your pets.
During the VivaTech 2026 conference in Paris, Samsung announced a new feature for its mobile devices created through a collaboration with the pet health management platform, Lifet. You’ll be able to snap a photo of your dog or cat which will be analyzed by AI to alert you to conditions like periodontal disease and obesity. [Image: https://platform.theverge.com/wp-content/uploads/sites/2/2026/06/samsung.jpg?quality=90&strip=all]
Samsung Galaxy XR Arrives in the UK
Available now for pre-order, Galaxy XR will launch from 8th July, marking the arrival of Samsung’s first extended reality device in the UK, powered by Android XR
I tried this stress-reducing device. Did it calm me down?
We all know what stress feels like. But what if you could find out exactly just how stressed you were at any given moment?
Skill game ruling leaves Pennsylvania businesses facing possible taxes, new regulations
A Pennsylvania Supreme Court ruling that classifies skill games as gambling devices is raising concerns among small businesses that rely on the machines for extra revenue.
Google rolling out Wear OS 7 to Pixel Watch
Alongside Android 17, Google is rolling out Wear OS 7 to the Pixel Watch today. Available for supported devices...
Google launches Android 17, rolling out now to Pixel
Google is ready to launch Android 17 for Pixel devices today. Today's release also coincides with the June 2026 Pixel (Feature) Drop.
Google Releases the June 2026 Pixel Drop
In addition to today's Android 17 release, Pixel users are getting the June 2026 Pixel Drop with numerous new features for supported devices.
Qualcomm Announces Snapdragon Reality Elite, Its New Flagship XR Chipset
Qualcomm just announced Snapdragon Reality Elite, its new flagship XR chipset, and it will debut in the compute puck of Xreal's Aura Android XR device this fall.
Apple Plans Camera AirPods Alongside Upgraded Foldable iPhone in 2027
Apple Inc.’s upcoming camera-equipped AirPods, a product meant to vault the company into the AI device market, is scheduled to launch in late 2027 as part of a flurry of new releases.
The world's first nuclear clock just ticked on — and it could help detect a fifth fundamental force of physics
By using a rare thorium nucleus as a timekeeper, physicists have demonstrated the first working nuclear clock, a device that could lead to even more precise clocks and new ways to search for dark matter.
Pokémon Champions Now Available For Mobile Devices!
Good day, Pokémon trainers! It’s finally time, after months of waiting, Pokémon Champions is now available on Android and iOS devices! If you’ve been eager to participate in thrilling battles with your favorite Pokémon on your smartdevice, now is your chance. You can get Pokémon Champions by downloading it frome either the Google Play or […]
Community Market a super summer kickoff in Fulton
FULTON — It was a super market in Fulton on Saturday.The Fulton Community Market joined forces with the Greater Oswego-Fulton Chamber of Commerce’s Fulton Farmers Market and the CNY Arts Center Arts Market to bring a variety of goods and activities to downtown Fulton. × This page requires Javascript. Javascript is required for you to be able to read premium content. Please enable it in your browser settings. kAmuF=E@? $2G:?8D q2?< AC@G:565 DA@?D@CD9:A[ 2?5 E96 6G6?E H2D AC6D6?E65 3J E96 uF=E@? $A64:2= tG6?ED r@>>:EE66]k^AmkAm$F?D9:?6 8C66E65 E9@D6 2EE6?5:?8 E96 DF>>6C 2>F?:EJ @C82?:K2E:@?D]k^Am #placement_726068_0_i{width:100%;margin:0 auto;}var rnd = window.rnd || Math.floor(Math.random()*10e6);var pid726068 = window.pid726068 || rnd;var plc726068 = window.plc726068 || 0;var abkw = window.abkw || '';var absrc = 'https://ads.empowerlocal.co/adserve/;ID=181918;size=0x0;setID=726068;type=js;sw='+screen.width+';sh='+screen.height+';spr='+window.devicePixelRatio+';kw='+abkw+';pid='+pid726068+';place='+(plc726068++)+';rnd='+rnd+';click=CLICK_MACRO_PLACEHOLDER';var _absrc = absrc.split("type=js"); absrc = _absrc[0] + 'type=js;referrer=' + encodeURIComponent(document.location.href) + _absrc[1];document.write('');kAmu@@5 G6?5@CD :?4=F565 |C] |:>F?:EJ |2C>F?:EJ |2C2;@C 6G6?ED 4C62E65 2?5 >2?2865 3J E96 ?@?AC@7:E[ 2==\G@=F?E66C $A64:2= tG6?ED r@>>:EE66 @7 uF=E@?] %96 6G6?ED 2=D@ :?4=F56 E96 2??F2= u2== u6DE:G2=[ E96 r9C:DE>2D %C66 {:89E:?8 6G6?E[ 2?5 E96 C646?E q:8 %CF4< s2J] %96 $A64:2= tG6?ED r@>>:EE66 :D ?@E 277:=:2E65 H:E9 2?J 8@G6C?>6?E2= @C82?:K2E:@?]k^Am googletag.cmd.push(function() { googletag.display('ad-2978731'); });
FBI issues urgent Kali365 security warning for Teams, Outlook, OneDrive users
The agency warned that the hacking platform Kali365 seeks out OAuth device codes, allowing scammers to sneak past multifactor authentication.
Onboarding support helps merchants adopt digital payment methods
A research team led by Shreya Kankanhalli of the SC Johnson College found that supporting merchants during and after installation of digital payment devices resulted in significantly greater uptake of the technology.
This $60 Retro Gaming Device Saved My Childhood Final Fantasy III Endgame Save From The Slow Demise of Cartridge Battery Death
Preserve your physical Super Nintendo library and save files forever. We tested the Epilogue SN Operator to see if this $60 device is a must-have for SNES collectors.
MSI Claw 8 EX AI+ Lands At $1,699, Nearly Doubling The Claw 8 AI+ As Handheld Prices Spiral
MSI's Claw EX AI+ handheld starts at $1,699, making it the company's most expensive device, nearly double the Claw 8's $899 price.
Factors making healthcare AI devices more likely to face recall
Deviations from a device’s intended use most often trigger FDA recalls, “highlighting unique safety challenges” in AI, experts write June 11 in JAMA.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Amputated, one-eyed and unstoppable: how a lion stunned scientists with new hunting tricks - Futura-Sciences
A Lion’s Journey of Survival For years in Queen Elizabeth National Park, western Uganda, a gravely mutilated lion has managed to defy every prediction. Living with only three legs and a single eye, left almost entirely to his own devices, Jacob the lion somehow found a way to stay alive....
All Android Users Can Now Update Android Auto to Version 17.1
Google started the rollout of a new Android Auto version for production devices; the update brings the app to version 17.1
Every Major Streaming Device Brand Ranked Worst To Best
Nvidia, Apple, and Roku lead our ranking of the best streaming device brands, while Google, Amazon, and Onn offer distinct strengths.
Have One of These 16 Apple Devices? Software Support Ends This Fall
Apple will end software support for 16 devices this fall across four product lines, with the Apple Watch seeing the most sweeping cull in the product's history. The full extent of this year's software drops became clear with the announcements of macOS 27 Golden Gate, iPadOS 27, tvOS 27, and watchOS 27 at WWDC this week.
Apple quietly kills support for 4 popular devices: Here’s the list
Those products will be able to run macOS 26, but risk not getting security updates in the future.
FDA clears new computer-assisted device for removing clots in stroke patients
The Thunderbolt device from California-based Penumbra uses modulated aspiration to detect and remove blood clots. Back in January, Boston Scientific agreed to acquire Penumbra for approximately $14.5 billion.
Apple to Release These 15 New Products Later This Year
Apple's annual WWDC developers conference is drawing to a close, but there is still a lot to look forward to in the second half of the year. Apple is expected to release at least 15 more products later this year. Now that the more intelligent and personal version of Siri has finally arrived in beta, a full two years after Apple first previewed it at WWDC 2024, we should begin to see some new devices that were reportedly postponed until the new Siri was ready.
Siri AI is coming to newer Apple devices only, here’s the full list
Here’s the full list of Siri AI-compatible hardware across iPhone, iPad, Mac, Apple Watch, and Apple Vision Pro.
First Look: Rimpact's Bolt-on Tuned Mass Damper for Gravel Bikes Promises to Reduce Fatigue
Rimpact claims the device makes for a comfier ride, but doesn't aim to displace the job of a suspension fork.
Scientists built a battery-free device that turns sunlight into fuel
Scientists have developed an artificial photosynthesis system that essentially regulates itself, eliminating the need for batteries used in many current designs. The key innovation is an electrolyzer that automatically adapts to changing sunlight by altering its electrical properties as it heats up. This keeps solar fuel production more stable while reducing cost and complexity.
Google releases Android 17 QPR1 Beta 4 for Pixel
After the big release at I/O 2026 last month, Google is rolling out Android 17 QPR1 Beta 4 for Pixel devices.
Google TV Streamer’s new update turns it into a better smart home device
The first big Google TV Streamer of 2026 is here – yes, six months into the year. Timing aside, though,...
iPhone 17's 8GB Limit Costs It These Two Siri AI Features in iOS 27
Apple this week revealed what its most advanced on-device AI model does, and the feature list is shorter than the hardware requirements might suggest. In its Siri AI announcement during WWDC 2026, Apple confirmed that the model powers two things: more expressive Siri voices and a major accuracy gain for systemwide dictation. Both require 12GB of unified memory.
Apple’s Screen Time updates are too little, too late
I’m tired of playing whack-a-mole with my kids’ devices.
44 things coming to your Apple devices that you might have missed
Like a much-needed opacity slider for Liquid Glass.
Apple Says New Siri is Compatible With These iPhones, iPads, and Macs
The more intelligent and personalized version of Siri that Apple introduced today — "Siri AI" — is limited to devices with Apple Intelligence support. "Siri AI" is available on the devices listed below.
Apple Releases First iOS 27, iPadOS 27, and macOS 27 Betas to Developers
Following the WWDC 2026 keynote event, Apple has seeded the first betas of iOS 27, iPadOS 27, macOS 27, watchOS 27, tvOS 27, and visionOS 27 to developers for testing purposes. Registered developers can opt in to betas and download the software through the Settings app on each device. The software includes many of the new features that were shown off earlier today, though some of what Apple demoed won't be available right away.
watchOS 27 Drops Support for Apple Watch Series 9, Ultra 1, SE 2, and Older
Apple today confirmed that watchOS 27 will not support the Apple Watch Series 9, Apple Watch Ultra (first generation), or Apple Watch SE (second generation), effectively drawing a line at devices equipped with the S9 or S10 chip. The only Apple Watch models compatible with watchOS 27 are the Apple Watch Series 10, Series 11, Ultra 2, Ultra 3, and SE 3. Despite the fact that the Apple Watch Ultra 2 contains the S9 chip, the Series 9 which contains the same chip will no longer be supported.
iOS 27’s most powerful on-device AI requires iPhone 17 Pro, iPhone Air
iOS 27’s most powerful on-device AI model will be restricted to some of Apple’s newest products. Here are the details
Apple puts parents back in control of kids' iPhone use
Apple is putting control back into the hands of parents with more granular screen time features.
Apple is redesigning Screen Time and overhauling child controls
Recommended time allowances for apps and ‘Ask to browse’ are coming to Apples devices.
Apple announces Siri AI and its next generation of Apple Intelligence
Apple’s second chance at an AI Siri should bring improved capabilities to Apple devices.
Science-based approach to aspiration thrombectomy could help physicians achieve more optimised and effective procedures
This advertorial is sponsored by Penumbra. The proliferation of new thrombectomy devices coupled with a deepened understanding of these procedures has led to strategies like ADAPT (a direct aspiration first-pass technique) becoming one of the hottest topics in the neurointerventional space. With this in mind, Alex Solich (Karolinska University Hospital, Stockholm, Sweden) sat down with […]
Resmed snaps up Noctrix Health in $340M sleep tech deal
Resmed has closed its $340 million acquisition of Noctrix Health, picking up a wearable neuromodulation device that pushes the sleep tech giant beyond its core sleep apnea and respiratory care busi | Resmed has closed its $340 million acquisition of Noctrix Health, picking up a wearable neuromodulation device that pushes the sleep tech giant beyond its core sleep apnea and respiratory care businesses.
See fLEX Device developed by University of Tennessee Turfgrass Science, Management
The fLEX Device uses a cleat to test the playability of a natural turfgrass pitch.
Can a vibrating belt fend off bone density loss?
More than 40 million adults in the U.S. aged 50 and older have osteopenia, or low bone density. An FDA-approved wearable vibration device is giving some women a tool that could slow that loss.
Christian Eriksen Health Update Emerges After Collapsing On the Field During Denmark vs Ukraine
The Danish midfielder has worn an implanted heart device since suffering a cardiac arrest during a match in 2021.
Scientists design 2D materials with atomic precision for future devices, next-gen technologies
DOE scientists have created dozens of new MXene-related materials that can be controlled to design materials for future technologies.
Best Look at Foldable iPhone Design Revealed, May Only Come in White
Sonny Dickson today shared detailed images of a foldable iPhone dummy unit with what appears to be a finalized design, providing the best look yet at the device's look, with the suggestion that the device may only be available in white. Dummy units are non-functional units intended primarily for display purposes and accessory manufacturers, who need a high level of physical accuracy to mass produce cases and other accessories ahead of a device's announcement.
Apple’s iPhone Ultra Hinge Will Double As A Heatsink, With Its Liquidmetal Construction Stronger Than Titanium
Apple appears to be sparing no expense to ensure that its iPhone Ultra would turn out to be a consummate stunner of a device.
Highly reviewed speaker can be hacked over the air to infect connected devices
Seller of the Sound Blaster Katana V2X doesn't consider the behavior a vulnerability.
Ultraprocessed Diets Linked to Dementia Risk | WSJ Health for June 5
Plus, new research on anesthesia and a brain tumor radiation device
This no-phones theater chain now asks visitors to order food by phone. The reviews aren’t good.
Alamo Drafthouse, which built its brand on a strict ‘no phones’ policy, is now asking patrons to use their devices to order from the menu.
Xbox CEO doubles down on exclusives, saying they remain central to defining the Xbox platform
Asha Sharma doubles down on exclusives, saying they remain central to defining the Xbox platform even as Xbox expands to more devices and services.
Fitbit Air Can Turn Into a Watch and the Trick is Super Easy
When we talk about devices like the new Fitbit Air having their momentt, we can't do so without mentioning the fact that it doesn't have a screen. This is a fitness and health tracker that is...
More Americans own wearables, connected health devices: survey
Many adults are sharing device data with their providers too. But users are typically healthier and wealthier, suggesting people who could benefit the most from health monitoring are less likely to adopt the tools, according to Rock Health.
Is your personal device protecting your business accounts?
Skipping basic security steps—especially on public Wi-Fi—can expose your business accounts to unauthorized access. These five steps can help you avoid an account takeover attack.
She thought she slept great. Her Oura ring said otherwise
Regular visits with your primary care doctor remain the standard health recommendation. But wearable tech devices can be an extra tool.
Apple's Overhauled Siri Will Reportedly Run on Nvidia's Blackwell Chips
Apple will rely on Google's fleet of Nvidia chips to power its overhauled version of Siri when it launches in September, according to a new report from The Information. Last week, the outlet reported that Apple plans to highlight the on-device AI capabilities of its devices at WWDC next week, but queries that require cloud-based processing will still fall back on one of Google's large Gemini models, as per an agreement between the two companies.
Samsung monthly updates: June 2026 security patch gets detailed
Samsung has detailed its June 2026 security patch update for Galaxy smartphones, tablets, and other Android-based devices.
Scientists discover a quantum effect that could eliminate batteries
Researchers have discovered how microscopic imperfections and atomic vibrations can be used to control a powerful quantum effect in an advanced material. The effect can turn alternating electrical signals from the environment directly into the kind of current electronic devices need, without traditional components. As temperature changes, the signal can even flip direction, giving scientists a new way to tune device performance.
Apple to Launch New Siri in September With Help of Google, Nvidia
Apple is currently on track to launch its overhauled Siri in September, to run in part on Google’s cloud computing servers using Nvidia chips, according to people familiar with the matter. While Apple will try to run as much as possible of the new Siri on devices such as iPhones, certain parts will require more compute power and will run on Google Cloud, as The Information has previously
Pokémon Champions Comes to Android and iOS on June 17
Preregister now and get ready to battle on your mobile device. A new Mega Stone distribution awaits too.
Microsoft working on wearable AI gadget aimed at office workers
The company said its own workers are testing a "wearable access badge" and a desktop device.
New-look pacemaker uses ultrasound to stimulate the heart—no implant required
The engineers behind this new device envision a future where patients wear a single postage stamp-sized sticker that images and stimulates the heart.
Google Expands AirDrop Support to More Android Phones
Google today said its Quick Share feature that allows Android and iPhone users to exchange files with AirDrop is expanding to more devices. Quick Share is now available on the following Android smartphones.
Google announces deepfake call detection for Android, new AirDrop device support
Google's June Android feature drop includes more scam detection, more AirDrop, and yes, more AI.
Inside Microsoft’s Project Solara: A new platform for devices that run AI agents instead of apps
A team inside Microsoft has been quietly building Project Solara, a platform for devices that run AI agents instead of apps, based on Android instead of Windows. The first two concept devices, a desktop hub and a wearable badge, are headed to pilots with companies including AccuWeather, Best Buy, CVS Health, Levi's, and Target.
The Googlebook launch could arrive with up to 8 devices in total
When Google officially announced Googlebook a few weeks back, they confirmed that major partners like Dell, HP, ASUS, Acer, and Lenovo were all on board for an impressive launch this fall. I...
iPhone 18 Pro Battery Capacities Allegedly Leaked
Battery capacities for Apple's upcoming iPhone 18 Pro have allegedly surfaced, and the numbers suggest only a modest increase over the iPhone 17 Pro. According to prolific Weibo-based leaker Digital Chat Station, Apple is testing the iPhone 18 Pro with different battery capacities for the China and U.S. versions of the device, similar to last year's iPhone 17 Pro models. The Chinese model is said to have a roughly 4,056 mAh battery, while the U.S.
New light-powered chip could accelerate AI and quantum computing
Scientists have created a tiny chip that can generate, steer, and read light-based information all in one device, marking a major leap toward ultra-fast, energy-efficient computing. The breakthrough uses atomically thin materials and nanoscale structures to control a unique quantum property of light called the “valley” degree of freedom, allowing information to be encoded in new ways.
iOS 27: What We Know About the New Siri App
iOS 27, iPadOS 27, and macOS 27 will include a standalone Siri app for the first time, providing a dedicated space for interfacing with Siri. Siri Chatbot Apple needs a Siri app because Siri is turning into a chatbot. Siri will work like ChatGPT or Claude, able to pull information from the web to provide answers to questions. Siri will be integrated into iOS, iPadOS, and macOS at the system level, and can draw on device information.
Google rolling out a final Android 17 Beta 4.1 update for Pixel
Ahead of the stable release, Google is releasing Android 17 Beta 4.1 for Pixel devices. CP21.260330.011 (versus CP21.260330.008) features the...
Photo of the iPhone Fold (in white/silver) shared by Ice Universe
The device looks just like the 3D CAD renders promised - for better or for worse. Alright, show of hands – who here thought that Apple’s first foldable...
Borderlands Boss Shares Photos Of Unreleased Pixel Watch 5
The Borderlands boss shared photos of an unannounced Google Pixel device that was found by a friend of his while scuba diving
How Catalyst Health Ventures Found A Sweet Spot In Early-Stage MedTech
While most venture capital fled early-stage medical devices, Catalyst Health Ventures stayed, and built a disciplined model that keeps producing exits.
First 'Confirmed' iPhone Ultra Color Allegedly Revealed in Leaked Image
Apple is expected to launch its first foldable iPhone later this year. Rumors suggest the "iPhone Ultra" will come in two color options, and a leaker shared an image today that allegedly shows one of them. Posted on Weibo by the Chinese leaker known as Ice Universe, the image purportedly offers a first glimpse of Apple's foldable in white. The device is believed to have entered early mass production, but the model shown is likely a dummy.
Jefferson Health doctor dreams up EpiPen alternative autoinjector that attaches to your phone
The SemPresto autoinjector epinephrine device attaches to smartphones with magnetic technology and could be used for allergic reactions.