SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " r5 " 100 found 🔀 AI-powered Shuffle
Sign in to save shuffle history.
What Does the Science of Climate Change Really Look Like?
Editor’s Note: This is the second in a three-part series on how the Right should think about environmental and climate policy. Read Chris Barnard on Reclaiming Environmental Policy from the Left. More than a decade ago, the world’s governments negotiated and signed the Paris Climate Agreement, committing to hold global warming well below 2 degrees Celsius. In the following years, climate had immense cultural power. Greta Thunberg emerged. Fortune 500 companies established net-zero plans. The U.S. got the Inflation Reduction Act. Then the pendulum swung back. President Donald Trump returned to the Oval Office, speaking of green energy as a “scam” and carbon footprints as a “hoax” and on all matters of international policy emphasizing bilateral engagement and power over globalism and cooperation. The technology companies that had been at the forefront of net-zero pledges and green leadership discovered the importance of all-of-the-above power to their visions for artificial intelligence and began quietly postponing or removing their targets. On the left side of the political spectrum, rising concerns about inflation and cost pushed climate lower down in the stated priorities of voters and stump speeches of politicians. The moment is ripe for a reset on the politics of climate change and for conservatives especially to chart a course that acknowledges and addresses the real challenges in plausible ways. So what should we think about climate change as we enter a post-peak climate era? If it is neither an apocalypse nor a hoax, what will hold up as a durable view of climate change? And how does it project onto the concerns and priorities of the right-of-center’s emerging coalition? New to Commonplace_? Subscribe below to get the magazine in your inbox._ Subscribe A Solid Foundation As the politics and economics of climate careened over the past ten years, the physics carried on regardless. In 2015, the year the Paris Climate Agreement was adopted, the world emitted 41.2 gigatonnes of carbon dioxide. By 2025, emissions had risen only 2.4%, to 42.2 gigatonnes, because falling emissions from land use offset increasing emissions from fossil fuels. But slow growth in annual emissions is not rapid decline, let alone net-zero, so carbon dioxide kept accumulating in the atmosphere, going from 399 to 426 parts per million. Global temperature kept rising too, from about 1.1 degrees Celsius above the 1850–1900 average in 2015, to 1.4 degrees above it in 2025. None of this should surprise anyone. Even most prominent skeptics, like the authors of the 2025 report commissioned by the Trump administration’s Department of Energy, accept the basic physics. Carbon dioxide added to the atmosphere at industrial volumes accumulates and traps heat that would otherwise escape to space. That heat warms the upper ocean and increases temperatures at the surface. Increased ocean heat and melting of land ice cause sea levels to rise. Changes in the climate become noticeable to us as subtle shifts in temperature and precipitation, seasons arriving early or late, changes in the surrounding ecosystem, and weather extremes. The much more meaningful debate is not about whether these things are happening, but about what it all means for human societies. (While it is a proxy measure of overall risk, no one experiences global surface temperature.) This debate invokes at least three interesting questions: how much today’s warming is showing up in regional climate trends, how much more warming we should anticipate, and how extreme weather events can be understood in the context of climate change. Recent scientific advances give us new insights into each of these, but there is still much to learn. This is the context in which the next generation of conservative leaders will be the first to deal with significant climate change as a fact, not a forecast. It will be with them for their entire careers. Our evolving scientific picture of climate change will come from weather and climate records stretching further into the past, new kinds of observations in the present, better modeling tools for the future, and simply more time to observe the emergence of climate signals and their tangible effects on ecosystems and communities in the United States and around the world. The policy landscape will be shaped by not only the impacts of changes in the climate, but also by the ways in which societies respond and by the emergence of new technologies for both altering the trajectory of emissions and adapting to new climate realities. Global climate records now show the fingerprints of warming in different phenomena around much of the world. The IPCC, in its most recent assessment report, documents warming trends over all land regions, even as natural variability adds substantial variance to local trends. And the highest temperature extremes have become more intense and frequent, almost everywhere, since the 1950s. Scientists are highly confident that these changes are attributable to human influence. But confidence in detecting trends and attributing them to human influence degrades across heavy precipitation events; drought trends are heterogeneous and not attributable to human activity with great confidence. For hurricanes, tornadoes, and other severe storms there is even less confidence in trends or their relationship to climate change. In general, a fair summary of the evidence is that for well-observed phenomena, like surface temperature or heavy rainfall, with a clear relationship to warming, our multidecadal observations are consistent with human influence overcoming natural variability over long time periods and extremes increasing. For regions that are sampled more sparsely, or phenomena with a higher noise-to-signal ratio, we will need to observe them longer to understand the magnitude of the climate signal or improve dynamical understanding using models and observations together. But for Climate For those who can’t wait, we also have new techniques that attempt to understand the role climate change has in influencing particular extreme events. When the climate is changing and disaster strikes, it is natural to ask whether that disaster was somehow “caused” by climate change. For scientists and policymakers acting in good faith, answering that question helps develop a more accurate picture of the problem, how it may be getting worse, and what preparations we should be making to respond to it. It may, at some point, give some weight to how liability is assigned by courts or adaptation funding is distributed by society. But how we ask this question is extremely important. It is easy to get the analysis wrong by discounting the role that meteorology plays. As meteorologist Theodore Shepherd explained in a clear 2016 review of climate attribution methods, “if a weather or climate event is truly extreme in the present climate, then perforce it requires unusual meteorological conditions, which means that climate change is at most a contributing factor.” Share Scientists have two ways to probe climate as a contributing factor, both of which have entered media coverage of extreme weather events. One asks a probabilistic question: How much more likely is a particular event (e.g., a temperature record over a particular area) amid global warming? The answer involves using historical records and computer simulations to estimate the likelihood of such an event in both a changed and a preindustrial climate. The findings are less about the specific event, and more about events of that nature. The other question is: How has the changed climate affected the specific event in question? Here, scientists try to understand what a similar event would have looked like in the preindustrial climate. This is sometimes called the storyline approach, where the story is the specific meteorological details of the event. These methods offer ways to test the intuition of scientists about real weather extremes. In late June and early July of 2021, a persistent high-pressure ridge, or heat dome, set up over the Pacific Northwest and an extraordinary heat wave affected the area from Oregon to British Columbia. For six days, it shattered temperature records across the region and hundreds died from heat-related causes, in an area where such high, and persistently high, temperatures were well outside of experience and many live without air conditioning. Scientists have studied its connection to climate change using multiple approaches. This specific event was created by a rare combination of meteorological factors, a strong high-pressure ridge created the conditions for extreme heat, which occurred on top of higher average temperatures in the region from global warming. Probabilistic analyses showed that climate change increased the likelihood of such an event by at least 8-fold to more than 100-fold. One standout example found that such an event had effectively zero probability of occurring in the preindustrial climate. The enormous range in these assessments reflects how hard it is to estimate probabilities of events at the tail of the historical record. Estimates of the effect on the temperature of the event are more clustered. A recent review paper documents how multiple methodologies have found a positive influence, roughly 1-2 degrees Celsius of an anomaly that exceeded 15 degrees, of climate change on the temperature magnitude of the event. Multiple studies have investigated and found some positive influence of climate change in other extreme events. Attribution studies found climate likely increased the heavy rainfall that accompanied Hurricane Helene in North Carolina and surrounding regions in 2024. The extensive fires that struck Los Angeles in 2025 illustrate how the causal chain can become messy, though. Studies do detect a positive influence of climate on the event’s likelihood, but while climate change likely contributed to underlying aridity, it would not have played a role in the heavy winds or land practices that preceded disaster. These event attribution studies will become more common for extreme, or damaging, weather events. They can be produced quickly, and often are reported before peer review. As the Pacific Northwest heatwave example shows, when multiple methods converge on a positive attribution, the finding should probably carry some weight even if you have to be careful about accepting the results from a single study. I expect that as climate change proceeds and the climate thus departs further from a preindustrial counterfactual, the influence will become more detectable across a variety of extreme events and more easily identified. This will be used to cast blame, but can also be used to inform how communities and society adapt to ongoing change. We May Still Be Surprised One positive development, insofar as less climate change is better, has been that our central estimates for future climate change should probably be revised downward. Mostly, that is because the high-end warmings that scientists regularly analyzed about ten to 20 years ago, driven by high emissions throughout the twenty-first century, now appear to be somewhere between unlikely and impossible. At one time, the upper end of mainstream climate projections extended well into 4 to 6 degrees Celsius of warming by the end of this century, which, models suggest, would have wrought enormous real-world damage. Current energy and policy trends now point toward 2.5 or 3 degrees. Damages and risks are commonly modeled as increasing steeply with more warming, so this is already a better-than-previously-expected outcome for the climate (which is independent of the physical response to emissions). But we should maintain a wide range for plausible outcomes and prepare for the possibility of being surprised. Emissions trajectories are subject to deep uncertainty, the physical climate response is still developing, and whatever change occurs in the climate will then be mediated through unpredictable economic, social, and political institutions. Over the past decade, the pace of warming surprised some keen observers and appeared to accelerate, though not yet outside the range of expectation provided by climate models. The reasons for that apparent acceleration are being actively studied (as was the apparent pause in warming from 1998 to 2012), but no single driver has emerged. Some blame it on the El Niño, variability which would have no bearing on climate. Some think it is a result of factories in East Asia and global shipping fleets cutting aerosol emissions, which in the strongest version of the argument would indicate higher climate sensitivity to carbon-dioxide emissions. Others are more measured, not yet ready to draw solid conclusions as to whether climate projections require revision. We will have to see. Long-Term Thinking Climate change asks us to think over long time scales. But the pace of human-driven warming is compressing a large global change into a century. Changing weather patterns and extreme events are already causing adjustment costs and damages and will do more. Adaptation will help, but it is not free. For some communities, these costs will erode livelihoods and well-being, and may force migration. Are we prepared for large-scale managed retreats in the United States? Thankfully, American wealth, geographical diversity, and moderate climates may leave us better prepared than many around the world. But wealthy countries can still suffer serious disruption from narrowly concentrated costs, even if they appear entirely manageable in aggregate. Readers of Commonplace are familiar with the challenges of rapidly adapting to economic forces. The displacement that came from the China Shock is barely perceptible in aggregate GDP and employment data, but it affected millions of people and those people were far less mobile than economic models tended to assume. Deindustrialization rippled through the nation with enormous effects for not only our economic vitality, but also our national security. The forces surrounding climate change may not be so different; the world gets richer and must accept some diffuse costs. Those may be modest overall, but cause all manner of unpredictable effects with which policymakers must cope. In the case of the China Shock, our faith in a growing pie served us poorly. We’ll need to do better on climate. Leave a comment
Nicolas Cage reveals ‘True Detective’ season 5 role
Nicolas Cage reveals ‘True Detective’ season 5 role: ‘That’s okay that I’m the first to announce that, right?’
Citi raises bitcoin, ether forecasts on strong crypto activity
Citigroup raised its 12-month forecasts for bitcoin and ether, citing stronger crypto activity, a supportive macroeconomic backdrop and a resumption of ETF inflows.
Amarillo TTUHSC doctor named first Public Health Champion
The Texas Association of City and County Health Officials have named a Texas Tech University Health Sciences Center (TTUHSC) doctor their first Public Health Champion.
Glendale business owner sues federal government over 2025 raid
Mario Ayala said he is trying to keep the business running, but the uncertainty and damage from the raid has taken a toll.
Elk Grove Police did not call mental health team for man who died after restraint
The Sacramento County Community Wellness Response Team was created in 2023 to help with situations like the police encountered with Scott Saetern.
NIU STEAM Cafe to explore special effects science
The free cafe will begin at 6:30 p.m. Oct. 7 at Fatty’s Pub and Grille, 1312 W. Lincoln Highway, DeKalb. Food and beverages will be available to buy from Fatty’s.
SAFETY ALERT | School system closed Tuesday tied to skin-related health concern
The system said the closure comes out of an abundance of caution and allows the schools to be deep cleaned.
Woman sues Upstate deputy for shooting husband during 2024 mental health crisis
A lawsuit filed on Thursday alleges that a Greenville County deputy acted negligently by shooting and killing a man experiencing a mental health crisis in 2024.
‘It’s heart-wrenching’: Portland sports bar owner devastated after business severely damaged by fire
A Portland sports bar owner says he’s devastated after his business caught fire early Tuesday morning. The smoke from that fire also damaged several other businesses nearby.
Jaguars Wednesday: “This is a Business Trip …”
Head Coach Liam Coen spoke to the media at the Miller Electric Center Wednesday as the AFC South-leading Jaguars prepare to play back-to-back games in London, including Sunday’s game against the Philadelphia Eagles at Tottenham Hotspur Stadium.
6 Pine Belt programs to receive funding to improve state’s rural healthcare, Gov. Reeves says
This year’s awards total $32,606,496.32.
Mingarelli elected a new fellow of the American Physical Society
Yale physicist Chiara Mingarelli was cited for contributions in pulsar timing array theory and gravitational-wave astrophysics.
Why you should think about getting your flu shot right now
Flu is surging unusually early in some parts of the western United States, catching doctors by surprise.
Single-tenant shop space offers high-visibility west-side opportunity
A single-tenant shop space is for lease on one of the busiest streets in South Dakota.
Beacon Health System appears to have new round of layoffs, according to statement
Beacon Health said it is navigating significant financial pressures, lower reimbursement rates from insurance companies, and rising costs of providing care.
Beacon Health Systems to consolidate, centralize behavioral health services
Beacon Health Systems said they are consolidating behavioral health services in order to better serve patients and offer them a wider range of services.
U.S. Postal Service says it’s business as usual for the 2026 election. Here’s what you need to know
Voters are advised to mail their ballots BEFORE Election Day, and AT LEAST ONE WEEK before they must be received by their election office.
Sci-fi goes supersized at Great Lakes Science Center
"Interstellar," "Nope" and more are coming to the science center's DOME theater.
Quality Behavioral Health named in $18.8M federal case alleging Medicaid fraud, forced labor
The federal government is seeking to seize nearly $18.8 million in cash, bank funds, and precious metals as part of a civil forfeiture case alleging a Detroit-area behavioral health provider defrauded Medicaid and used forced labor involving people receiving treatment.
‘Roseanne’ star Michael Fishman says onscreen mom lashing out at him shows ‘darker side of my childhood’
‘Roseanne’ actor Michael Fishman reacted to Roseanne Barr lashing out at him over the sitcom revival’s cancellation, says her actions exemplify ‘darker side of my childhood.’
Las Vegas Arts District businesses form coalition to help at-risk youth
Following a deadly shooting, downtown Arts District businesses formed a coalition to connect at-risk youth with jobs and mentorship.
House Science Leaders Introduce a $10 Billion Fusion Bill
The bipartisan proposal from the House Science Committee comes with the backing of the Fusion Industry Association.
Thieves smash holes through cinderblock walls in string of Independence business break-ins
Police are investigating a string of burglaries across Independence after thieves busted through exterior cinderblock walls to squeeze into at least four businesses.
The 10 best things to do in entertainment this week
From Sting to the SPCO and ‘Mystic Pizza’ to ‘Clue,’ the Twin Cities’ arts scene offers a range of performances.
R.C. Slocum to receive 2026 Lamar Hunt Lifetime Achievement Award
R.C. Slocum is only the eighth recipient of the award since its inception in 2006, and the first in Aggie history to receive the honor.
Stormont Vail Health hosts first Cancer Prevention block party
Stormont Vail Health had plenty of ways to educate people about cancer prevention.
Who is attending the White House dinner for Chinese leader Xi Jinping?
AI executives and some of the country’s most prominent CEOs are on the list for tonight's state dinner honoring Xi Jinping, which showcases the complex ties between the world's biggest economies.
HEALTH FIRST: Novant Health surgeon stresses early detection in breast cancer care
October is Breast Cancer Awareness Month, a time to highlight the importance of screening, early detection and advances in treatment.
Political Pulse: Anthony Kathol hopes to flip historically Democratic Senate seat in District 27
Republican candidate Anthony Kathol is running to flip a historically Democratic seat in District 27.
GIA Hong Kong: Inviting the public to discover the science and wonder of natural diamonds
Behind the brilliant sparkle of every natural diamond lies a geological miracle formed deep within the earth over billions of years. To deepen public appreciation for these natural treasures, the Gemological Institute of America (GIA), the world’s leading authority on gemmology and creator of the 4Cs, is highlighting the scientific magic behind diamonds. GIA is helping enthusiasts, consumers, and industry professionals see natural diamonds in a whole new light while empowering the next generation of talent through its comprehensive educational programmes in Hong Kong.
Chilean Minister of Health elected President of PAHO’s 63rd Directing Council
Washington, D.C., 28 September 2026 (PAHO) – Chile’s Minister of Health, Dr. May Chomalí Garib, was elected today as President of the 63rd Directing Council of the Pan American Health Organization (PAHO) during the opening session of one of the Organization’s governing bodies.Dr. Chomalí assumes the leadership of PAHO’s Directing Council for the Americas, succeeding Lisa Cummins, Minister of Health and Wellness of Barbados.
Jackson Olson apologizes for taking a shot at Guillermo Rodriguez’s ‘DWTS’ dancing skills
Jackson Olson is making peace with ‘DWTS’ season 35 fan favorite Guillermo Rodriguez, after criticizing the ‘Jimmy Kimmel Live’ cohost’s dancing skills on social media.
How to watch 'Hokum': Where and when to stream one of the best horror films of 2026
Adam Scott is truly in his horror era.
PS2 Discs Now Load on Jailbroken PS5 Consoles Through PS5SX2 Emulator
Developer Sword has added physical disc support to PS5SX2, a native port of the PCSX2 PlayStation 2 emulator for jailbroken PlayStation 5 consoles. The feature arrived as a beta in version 2.01 on October 10, a day after Sword showed it off on X with a clip of a PS2 disc going into a PS5....
More students are ruling out colleges based on politics, poll finds
Art & Science Group found that the share of students who decided against a college based entirely on its home state’s politics rose to 34% this summer.
Constance Wu shares new details on ‘Crazy Rich Asians’ TV show
Constance Wu is sharing new details on the ‘Crazy Rich Asians’ television show, confirming that she’s read a script for it already and ‘it’s really funny.’
97% of US soldiers complete brain health assessment
Medical professionals use the data to monitor soldiers' cognitive health throughout their military careers, allowing them to spot significant changes.
Pfizer makes ‘business decision’ to end phase 2 trial of autoimmune drug as program’s future uncertain
Pfizer has called time on a phase 2 trial of its CXCR5 antibody in an autoimmune blood disorder, with the company tight-lipped on whether this marks the end of the road for the asset. The Big Pharma had been evaluating the therapy, dubbed PF-06835375, in a phase 2 study of 61 patients with primary immune thrombocytopenia (ITP) that kicked off in 2022, according to the federal trials register. However, Pfizer confirmed to Fierce on Monday that this study had been terminated “due to a business decision.” “The decision to terminate the trial was not based on any safety concerns,” a spokesperson pointed out. At time of publication, PF-06835375 remained listed on Pfizer’s website for both ITP and lupus. A phase 1 study in lupus wrapped up in 2022, according to the trials database. ITP is an autoimmune disorder characterized by a low platelet count. Novartis was at one point evaluating its B-cell-depleting antibody ianalumab—recently approved as Fabhalta to treat immunoglobulin A nephropathy—as a potential treatment ITP. But the therapy struggled to demonstrate a benefit in the clinic for this indication. When contacted by Fierce, Pfizer wouldn’t confirm whether all work on PF-06835375 has been halted, and whether the company has any other plans to explore C-X-C chemokine receptor type 5 (CXCR5) as a mechanism. CXCR5 is found in blood cancers such as diffuse large B-cell lymphoma and mantle cell lymphoma chemokine receptor. However, there is little expression in normal tissue, which has led some drug developers to explore its potential. Vincerx Pharma had at one point been planning to take an anti-CXCR5 ADC into the clinic to treat B-cell malignancies, but that ambition was scrapped due to cash constraints. Where Big Pharma is placing its bets is one of the hot topics being discussed at Fierce Biotech's high-impact event in London next month. Find out more information and register by clicking on the banner below: [ ](https://qtxasset.com/quartz/qcloud5/media/image/where_big_pharma_is_placing_its_bets.png?VersionId=B8JrRbJ.pFUSK1pJgjeWHLGm_18RdLAy)
Atrium Health brings new lifesaving technology to Pineville campus
ECMO kept blood and oxygen moving while her heart couldn’t.
Record number of businesses coming together for Savannah Business Expo
The Savannah Area Chamber of Commerce will host its annual Business Expo and Business Connection Thursday at Kehoe Iron Works, featuring more than 80 exhibitors, the largest number in the event’s history.
American Business Club to donate more than $126,000 to 55 Springfield charities
ABC will present the donations at the Illinois State Fairgrounds on Monday, Sept. 28, at 4:30 p.m.
Wolfspeed secures $1.5 billion conditional loan commitment from US defense department
Chipmaker Wolfspeed said on Wednesday it has received a conditional loan commitment for up to $1.5 billion from the US Department of Defense to expand domestic production of silicon carbide materials and power devices, sending its shares surging 27% in extended trading.
City of Brooklyn Park, MN
Thank you to everyone who joined us for the third session of our Civic Engagement Education Series: Health & Well-being! We’re grateful to all of our dedicated staff, guest speakers, youth from...
Chinese desalination plant cuts 60% energy use, turns brine into industrial salt
Technology may help to solve the global problem of discharging concentrated by-products of drinking water production into the sea.
Chronic disease is an economic problem as well as a health crisis
Employers and health systems can work together to improve prevention, screening and treatment – but sustained funding and better coordination are essential.
Ohio Democrats’ path to the governor’s office runs through rural areas that had turned against them
Democrats say their nominee for governor in Ohio, Dr. Amy Acton, represents the party’s best chance in years to win that office.
Most Americans blame Trump for high prices as his economic approval hits new low, AP-NORC poll shows
A majority, 65%, of U.S. adults now blame Trump’s policies for persistently high costs more than factors outside of his control, signaling growing weariness over his aggressive use of tariffs and continued unhappiness with the war with Iran.
Health Brief: Exclusive | Inside the new health price transparency rules
Plus: Trump’s checks to Medicare enrollees could complicate year-end health care negotiations,
Why collaboration is key to outbreak and pandemic response
Fragmented data flows and weak interoperability can hinder outbreak monitoring systems, so greater collaboration is vital to improving pandemic response.
iOS 27.0.1 is Coming Soon
After releasing iOS 27 last week, Apple is already testing a follow-up iOS 27.0.1 update for iPhones, according to MacRumors logs. iOS 27.0.1 will likely be a minor update with bug fixes and/or security patches. Shortly after Apple launches new iPhone models, some software bugs are usually discovered as the devices get into the hands of millions of customers around the world.
How Independent Fashion Designers Can Close the Gap Between Visibility and Viability
During New York Fashion Week, RaiseFashion’s Felita Harris, Afterpay’s Rachel Helfman and designer Hiywet ‘Mimi’ Girma joined BoF’s Yasmine Dahlberg at The Standard, East Village to discuss how independent designers can turn attention into a lasting business.
MSI announces RTX Spark N1X EdgeMesa PC with up to 128GB LPDDR5X
MSI joins the RTX Spark lineup with its EdgeMesa N AI+ desktop. The system offers up to 1 petaFLOP FP4 performance, 128GB unified memory and 10GbE.
‘It’s heart-wrenching’: Portland sports bar owner devastated after business severely damaged by fire
A Portland sports bar owner says he’s devastated after his business caught fire early Tuesday morning. The smoke from that fire also damaged several other businesses nearby.
Construction underway on new medical tower at Colquitt Regional Health System
The new medical tower will add a number of new beds and jobs for Colquitt County.
$20M gift launches ‘Dartmouth Health at Home’ program
The collaboration between Dartmouth Health and the Geisel School of Medicine aims to coordinate at-home care.
Cleveland EMS will send social workers not police to some mental health calls
Non-violent mental health 911 calls will get handled differently starting in the middle of 2027 with the Community Response Crisis Bureau handling them.
America’s elected officials are living in fear
An investigation found that over a two-year period from 2024 to August of this year, thousands of violent threats inundated the lives of elected officials in unprecedented ways.
Critical GitLab Flaw (CVSS 10.0) Could Allow Unauthenticated RCE Across 12 Years of Releases
GitLab fixes CVE-2026-110264, a critical flaw that could allow unauthenticated code execution on self-managed versions dating back to 7.0.
Gardner entertainment district
A 335-acre entertainment district could be coming to Gardner.
ABS-CBN News
Mikhail Schemm, founder and CEO of a Philippine-based entertainment group, was seen together with actress Sarah Lahbati, further fueling the romance rumors. Full story link in the comments section.
'The Only Living Pickpocket in New York' review: John Turturro gets the movie he deserves
Noah Segan writes/directs a crime thriller you won't want to miss.
McDonald’s faces antitrust suit over AI-driven pricing
The lawsuit alleges the company violated antitrust law by working with independent franchisees to fix prices using algorithms.
Wichita candle business owner indicted Covid-era loan fraud
Grand jury accuses Wichita woman of submitting false information to obtain pandemic-era small business loans
City of College Station seeks resident input on future growth
A new survey by the City of College Station is urging residents to give input on businesses they want to see in town.
Trump says he discussed release of political prisoners with Xi
US President Donald Trump said on Wednesday he discussed the release of political prisoners with Chinese President Xi Jinping when the two leaders met last week.
Google DeepMind's latest AI tool promises a new era for genetics research, but experts warn to take its predictions with caution
AlphaGenome Atlas could make it easier for geneticists to access powerful AI, but its predictions aren't always accurate.
Trump's diesel deal with Putin draws bipartisan criticism from a frustrated Congress
The deal is being criticized by both Republicans and Democrats as fueling Russia's war against Ukraine, violating existing U.S. laws and drawing the U.S. closer to Russia.
Miley Cyrus reveals what happened during supernatural visit from Dolly Parton
Miley Cyrus revealed at her Hollywood Bowl performance that she had a ghostly encounter with Dolly Parton after the icon died earlier this year: ‘I know she’s here with me.’
Meet the Muse mascot, Jolly. Who doesn't love a little guy?
Jolly joins a long line of mascots tasked with making companies feel more approachable.
Five Things to Know About the Midterms
A few observations explain what is likely to happen on Election Day 2026 and why it matters.
Fierce Healthcare Regulatory Recap: HHS presses medical groups on gender-affirming care for minors; CMS distributes RHTP funding to 5 states
Stay up to date on the latest across Washington, D.C. with this weekly brief. Read below for news from Oct. 12 to Oct. 16. | The latest news from CMS and HHS this week: HHS demands info on ‘sex-rejecting procedures’ for minors, CMS releases more RHTP funds and more.
How to choose the right accounting software for your business
QuickBooks Online offers robust features and useful integrations to make everyday accounting more efficient.
West Baton Rouge Parish Health Clinic hosts free health screening fair
West Baton Rouge Parish Health Clinic hosts free health screening fair
Scientists discovered a crocodile they never knew existed
CT scans helped determine that the fossil unearthed in Egypt came from a distinctly different ancient species.
Two arrested in alleged $1M fraud investigation tied to Silver Springs business
Two booked in Lyon County investigation involving alleged losses exceeding $1 million
Retail price impacts from the Iran war are uneven but add up for US households before midterms
High fuel prices are making it more expensive to drive, fly and buy some goods more than seven months into the U.S.-Iran war.
The Next Frontier of Attribution Science Has Arrived
New research finds that Europe’s 2025 heat wave was made measurably worse by greenhouse gas emissions since the Paris Agreement.
Onexplayer to launch 14-inch tablet with Ryzen AI Max+ PRO 495 and 192GB memory
ONEXPLAYER previews the Super X Pro with Ryzen AI Max+ PRO 495 and up to 192GB LPDDR5X memory. The tablet supports external liquid cooling and up to 120W sustained operation.
New Hanover County schools to expand student mental health supports with $7.5 million grant
New Hanover County Schools and Coastal Horizons Center will work together to expand student mental-health services through a five-year, $7.5 million federal grant awarded to Coastal Horizons.
Measles outbreak hangs heavy over Trump administration health nominees' Senate HELP appearance
Three key Trump administration leadership nominees
Westbrook Health Services Distributes Free Naloxone Across 8 Counties for Save a Life Day
Community health advocates across West Virginia joined a nationwide effort Thursday to place life-saving overdose reversal medication into the hands of the public during Save a Life Day.
Acrisure Amphitheater fuels a sales surge for downtown businesses
Grand Rapids businesses saw sales surge during Acrisure Amphitheater's first season, but downtown spending data reveal a more mixed bag.
Investors are piling into retail real estate. This Wheaton deal shows why.
Local real estate investment firm Core Acquisitions flipped the Rice Lake Square shopping center for $52.8 million just two and a half years after buying it.
Brian Schottenheimer: "This Is a Business Trip"
Head coach Brian Schottenheimer discusses the Cowboys' preparation for their international matchup against the Baltimore Ravens, emphasizing the challenges posed by Lamar Jackson and Derrick Henry, the importance of communication on defense, and rookie Ja
State Health Plan moves some Atrium sites out of network after court setback
Atrium hospitals already designated as “access” level facilities under a September agreement, largely rural ones, would be exempt.
A supercomputer is about to launch to the moon for the 1st time, aboard a rover named FLIP
And yes, it has AI.
Tom Cruise Bloviates His Way Through the Aggressively Unfunny Digger
Alejandro G. Iñárritu's latest film has a million moving parks and nothing to say
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Katseye On Being Victoria’s Secret Performers, Their LA Faves & Erewhon Orders
NYLON talks to girl group Katseye before their Victoria's Secret fashion show performance about their day-of prep, LA routines, and earliest VS Show memories.
Minority business owners connect at Elkhart networking event
Minority business owners gathered in Elkhart to connect, share their stories and inspire each other on Thursday. The event marked the kickoff of an eight-month Black business networking series hosted by 100 Black Sons.
Political newcomers vying for 51st District state House seat
The 51st District includes all or part of Barrington, Kildeer, Deer Park, Long Grove, Vernon Hills, Lake Zurich, Hawthorn Woods, Inverness, Palatine, Hoffman Estates, and Rolling Meadows.
Gov. Reeves announces 60 awards totaling over $32 million through rural health transformation program
Gov. Tate Reeves announced 60 awards totaling over $32 million through the Mississippi Rural Health Transformation Program Wednesday.
Independent Bank relocates its headquarters to downtown Grand Rapids
Independent Bank relocated its headquarters to the Founders Building in downtown Grand Rapids, bringing more than 60 employees to the site.
New Doctoral Training Programme will tackle key polar science questions with a reduced carbon footprint
The Net Zero Polar Science (NZPS) Doctoral Training Programme (DTP) has welcomed its first cohort of PhD researchers, marking the launch of a new UK-based...
Ohio Democrats’ path to the governor’s office runs through rural areas that had turned against them
Democrats say their nominee for governor in Ohio, Dr. Amy Acton, represents the party’s best chance in years to win that office.
How to secure Oprah Winfrey’s ‘AHA’ presale tickets for 2027 Las Vegas Sphere live shows
'AHA' is a two-hour immersive production built specifically for the Las Vegas Sphere, featuring surprise guests.