Search headlines

Virtual summit addresses artificial intelligence and racial bias in health care

Dr. Ijeoma Nnodim Opara of Wayne State University's "Held to the Light" summit discusses the presence of racial bias in healthcare.

Oct 20 • 1:21 PM EDT • Health • wdet.org

Covenant Health Air adds 2 ICU helicopters to fleet

Covenant Health Air Fleet aims to reach more rural counties faster with its two new helicopters.

Oct 19 • 9:46 PM EDT • Health • wvlt.tv

Calgary Flames Make Intriguing Lineup Decisions Ahead Of Hurricanes Clash

The Calgary Flames will face off with the mighty Carolina Hurricanes, and they have made their decision on a starting goaltender.Per Daily Faceoff and Pat Steinberg, Devin Cooley will get the nod when the puck drops between the Flames and Hurricanes. So far, Cooley has struggled alongside most of the Flames. He lost both of […] The post Calgary Flames Make Intriguing Lineup Decisions Ahead Of Hurricanes Clash appeared first on HEAVY.

Oct 18 • 8:18 PM EDT • Sports • sports.yahoo.com

Jamel Dean Gets Nod as Steelers Captain vs. Former Team

TAMPA, Fla. — Ahead of Sunday’s road matchup with the Tampa Bay Buccaneers, cornerback Jamel Dean and running back Travis […]

Oct 18 • 1:11 PM EDT • Sports • sports.yahoo.com

‘Hot economics, cold politics’: why China gave nod for expanded Japanese trade trip

Allowing more executives to visit Beijing shows that China aims to use economic leverage to pressure Tokyo, experts say.

Oct 16 • 9:00 PM EDT • Politics • scmp.com

HOMETOWN HEALTH: Doctor explains lung nodules and who should get screened, after Pope Leo XIV’s cancer diagnosis

about 1.6 million patients in the U.S. are diagnosed with pulmonary nodules every year.

Oct 14 • 8:53 AM EDT • Health • wdbj7.com

Pope Leo's lung surgery: What we know

Pope Leo is set for lung surgery after doctors discovered a nodule during a routine checkup. Here's what to know.

Oct 13 • 12:17 PM EDT • Health • usatoday.com

How worried should Catholics be about the pope’s health?

Pope Leo XIV announced on Sunday that he will undergo surgery this week to remove a “nodule” from his lung. The pope made the announcement at the end of his Sunday Angelus address, asking for prayers. “Dear all, recently, during some checkups, the doctors discovered a nodule in my lung. It was detected at a very early stage and was well-localized,” Leo said. “The doctors felt it was necessary to intervene, and so, following their advice, I decided to have surgery to remove it. The procedure is already scheduled for the next few days. I thank you for your spiritual support and I entrust myself to your prayers.” The Vatican press office subsequently added that Leo is scheduled to undergo surgery at the Gamelli hospital on Tuesday, Oct. 13. The pope is expected to spend up to a week in the Gamelli recovering, after which, for the moment, he is still expected to undertake his largest and longest to-date Apostolic journey, heading to Argentina, Uruguay, and Peru, beginning Nov. 6. Prayers have, understandably, poured in from dioceses around the world, accompanied by the best wishes of heads of state and international institutions. So how worried should Catholics be for the health of the pope? The Vatican’s messaging around Leo’s pending surgery is, in many ways, a new approach to papal health issues. But, despite the pope’s personal candour, the Holy See’s messaging perhaps raises as many questions as it answers. Subscribe — Leo’s decision to announce his own medical status and pending hospital stay during the Sunday Angelus is, it should be said, already something of a big deal. Traditionally, the health of popes simply hasn’t been discussed publicly or officially, until circumstances made it absolutely necessary. Memorably, in 2023 Pope Francis was rushed to the Gemelli in an ambulance, exhibiting signs of cardiac arrest according to many close to him, only for the Sala Stampa to put out a statement insisting he was merely going in for “pre-scheduled” tests. That Pope Leo has decided to announce his condition himself, with remarkable frankness, is a significant comms policy shift around the Apostolic Palace. This might reflect a deliberately more open posture, as opposed to the traditional, otiose evasiveness, and the first fruits of an American pope and American prefect of the Dicastery for Communications favoring honesty as a baseline. Equally, it must be allowed, it could be that the pope’s situation is serious enough that there would be no keeping it under wraps or playing it off, and the decision was made to be as open as possible to head off speculation about the papal health. Certainly, Leo appeared to make every effort to sound reassuring — stressing that, whatever the diagnosis is, exactly, it is “well-localized” and “early stage.” Of course, for everyone listening, talk of a “nodule” in a lung will immediately send thoughts — and prayers — running to concerns about words not used, like “cancer,” “tumor,” “begnin” or “malignant.” To be clear, none of those words may yet be medically appropriate. And there is every reason to believe and assume that Leo is giving almost as much information as he may have himself at this stage. But the context of the pope’s announcement and the timing of his surgery do reasonably raise reasonably serious concerns for Leo. We don’t know, and this isn’t to say anyone has the right to expect to know, when the routine medical checks made this discovery. It could have been last week, last month, or even earlier. As such, it isn’t really possible to say with what kind of urgency Leo is being brought in for surgery. However, there is clearly some serious urgency to the matter. Leo making the announcement and going into hospital this week, of all weeks, means he is having to miss the balance and conclusion of his global meeting of the heads of the world’s bishops conferences, which he convened in Rome this week. That, as the Vatican has announced, has meant some serious changes to the schedule, with the newly minted dean of the College of Cardinals, Cardinal Tagle, subbing in for the closing Mass on Wednesday, and the meeting’s organizers announcing that the final working document/summary of the meeting being delayed until Leo can read and feed into it. Those changes suggest that the timing of Leo’s surgery isn’t of his own choosing, and he is acting on the best medical advice he can get by moving urgently. Had this issue been discovered weeks ago, it seems reasonable to assume the pope would have seen it dealt with before the meeting began. And were it possible to delay it, even by a few days to allow the meeting to conclude as scheduled, the expectation would surely be he’d have opted for that. It cannot be excluded that Leo is simply having to fit in with the schedules of his medical team, but a man who occupies arguably the most important and prominent role in Italy, if not Western Europe, could generally be assumed to be the one whose calendar others work around. All this points to a very recent medical discovery leading to a “days matter” diagnosis, or at least suspected possible diagnosis. Of course, another factor weighing in the balance is Leo’s upcoming apostolic visit to three South American countries, including a return to Peru, where he spent many years as a priest and bishop. It is entirely possible that the doctors, and the pope himself, are more concerned about the potential knock-on effects of surgery, and the time needed for recovery, for a 71-year-old — even one as physically sound and actively sporty as Leo. The pope is due to depart Rome November 6 for his 10-day three-country trip, returning on Nov. 17. It may be that Leo has simply made the decision to allow maximum time for his own post-op recovery, and even allow for potentially unforeseen circumstances, so that he is at full strength for the landmark trip. While it might be an inconvenience, and clearly a last-minute wrench in the works for the Amoris meeting, it is possible that Leo simply weighs the importance of that conference more lightly in the balance than even the possibility of missing his homecoming trip to Peru, or even having to scale back his itinerary for the trip. If that is the case, it would suggest a real abundance of caution by the pope approaching his Latin American tour, and a sobering indication of where Leo ranks the non-synodal meeting currently underway in Rome. In any event, what can be said for certain is that the pope having to take this, of all weeks, out of his schedule for surgery and an extended hospital stay is extremely unfortunate timing. It is clear that this is a decision Leo has made on the advice of his doctors. Together, they clearly consider that the risks of delaying, even by a little as a few days, represents an unacceptable risk for the pope. Even expecting and allowing for Leo’s full and speedy recovery, that should be a very sobering thought for Catholics everywhere. Subscribe

Oct 12 • 6:38 PM EDT • Health • pillarcatholic.com

Pope Leo XIV Announces Surgery Following Troubling Health Discovery

Pope Leo XIV has shared an update about a recent health discovery that will require surgery. The 71-year-old pontiff said doctors found a nodule in his lung during a medical check-up. His medical team...

Oct 12 • 9:54 AM EDT • Health • yahoo.com

LIVE UPDATES: Pope Leo’s Health and Preparations for Surgery

Pope Leo XIV will have surgery at Rome’s Gemelli Hospital early this week to remove a small lung nodule found at a very early stage. Follow updates and reactions here.

Oct 12 • 8:43 AM EDT • Health • ncregister.com

Business as usual at the Vatican as Pope Leo prepares to have surgery to remove a lung nodule

It’s business as usual at the Vatican, a day after Pope Leo XIV revealed he would have an operation this week to remove a lung nodule

Oct 12 • 6:19 AM EDT • Business • washingtonpost.com

Business as usual at the Vatican as Pope Leo prepares to have surgery to remove a lung nodule

It's business as usual at the Vatican, a day after Pope Leo XIV revealed he would have an operation this week to remove a lung nodule. The 71-year-old Leo revealed the discovery during his Sunday noon prayer and said he was following doctors’ advice to remove the nodule. The Vatican press office ...

Oct 12 • 6:18 AM EDT • Business • wral.com

Pope Leo to have surgery to remove lung nodule

Speaking during his regular Sunday blessing, the American-born pope said doctors discovered the nodule in a localized, “very initial phase.”

Oct 11 • 1:16 PM EDT • Business • chicagobusiness.com

Pope Leo XIV Announces Health Scare During Sunday Service

Pope Leo says he will undergo surgery after an early-stage nodule was discovered on his lung.

Oct 11 • 11:37 AM EDT • Health • vanityfair.com

Pope Leo XIV Says He Will Undergo Surgery in the Coming Days to Remove a Nodule on His Lung

VATICAN CITY (AP) — Pope Leo XIV announced Sunday he will undergo surgery in the coming days to remove a nodular lesion on his lung, in the first major health event of his 17-month pontificate. The 71-year-old Leo said the nodule was found at an early stage and was “circumscribed” or well-localized.

Oct 11 • 6:20 AM EDT • Health • usnews.com

Valley Oaks Health Data Breach Settlement Gets First Nod from Court

Valley Oaks Health faced class action litigation over a June 2023 data security incident that affected 50,352 individuals. The consolidated lawsuit has Valley Oaks Health has agreed to settle a consolidated class action lawsuit stemming from a 2023 hacking incident that affected more than 50,000 individuals.

Oct 9 • 12:15 PM EDT • Health • hipaajournal.com

Vinod Khosla Backs An AI Startup Building A Mind-Reading Baseball Cap

Palo Alto-based Sabi is betting its cap, outfitted with 100,000 sensors, will enable people to talk to their AI agents just by thinking.

Oct 9 • 7:29 AM EDT • Technology • forbes.com

Hyper-Converged Infrastructure - Global Strategic Business Report: Capitalize on 23.3% CAGR to US$92.7 Billion by 2032 as Dell, Nutanix, Cisco, HPE, and Huawei Disrupt Enterprise IT

Boost IT ROI with HCI: consolidate compute, storage and networking, automate operations, scale by adding nodes, and optimize hybrid-cloud and edge workloads.Dub

Oct 7 • 5:14 PM EDT • Business • supplychaindigital.com

Bella Kay on life in L.A. and her viral hit 'Iloveitiloveitiloveit'

The 20-year-old singer and songwriter scored a viral hit this year. Now she's in the mix for a coveted best new artist nod at the Grammys.

Oct 6 • 6:00 AM EDT • Entertainment • latimes.com

UK author and politician Jeffrey Archer dies aged 86

Jeffrey Archer, the best-selling British novelist and former politician who ​was jailed for lying in a ‌high-profile libel case, has died aged 86, his publisher HarperCollins said on Monday.

Oct 5 • 4:52 PM EDT • Politics • reuters.com

What Holding Eye Contact While Someone Speaks Really Reveals About Your Psychology, According to Science

You are mid-conversation with a friend, nodding along, and suddenly you wonder: am I looking at them too much? Or not enough? Most of us treat eye contact like an automatic reflex – something we either do or don’t, without thinking twice. But researchers say the way you hold someone’s gaze while they speak is...

Oct 5 • 7:30 AM EDT • Science • graziamagazine.com

How I ended up at a sold-out Black Keys show without a ticket and why I would make a good spy

This spring, I walked into a tiny bar in Clarksdale, Mississippi. I knew The Black Keys were performing and that the show was sold out, but I thought I was just walking into the bar. When I opened the door, the sound did one of those Doppler effects. The ticket person and I nodded at each other.

Oct 4 • 8:02 AM EDT • Entertainment • theadvocate.com

Yankees News: Drew Rasmussen and Rays take Round 1

Yankees blanked in ALDS opener; why Cole got the Game 1 nod; Matt Blake’s contract set to expire after season.

Oct 4 • 5:00 AM EDT • Sports • sports.yahoo.com

USMNT youngsters pass Mexico test with flying colors

By Charles BoehmYou’ve probably heard of the ‘Dos a Cero’ mythology within the US men’s national team’s fierce rivalry with Mexico, a nod to the 2-0 scoreline by which they’ve defeated El ...

Oct 4 • 2:27 AM EDT • Sports • sports.yahoo.com

Harry Cohen grows bipartisan support with nod from Suzy Lopez

'Our residents expect us to work together to keep their families safe.'

Oct 1 • 5:50 PM EDT • Politics • floridapolitics.com

More images of the Samsung Galaxy Buds On surface, they show off the clip-on design

The buds will support nod gestures and AI assistants. They will use "open-ear air conduction". We first heard of the Galaxy Able buds back when the Galaxy...

Sep 30 • 12:41 PM EDT • Technology • gsmarena.com

Linkin Park’s Mike Shinoda and Joe Hahn unpack the band’s ‘bold’ doc ‘Unshatter’

Linkin Park’s Mike Shinoda and Joe Hahn tell Entertainment Weekly about the process of creating their new documentary ‘Unshatter,’ which details the band’s reunion after Chester Bennington’s death.

Sep 30 • 11:00 AM EDT • Entertainment • ew.com

Lesbian Bar Project Co-Founder: Purity Politics Could Destroy Our Remaining Spaces

Subscribe As a professional lesbian and Massachusetts native, I’ve recently been asked by a lot of folks what I think about the saga unfolding at Last Ditch. The now-viral story, first reported by The Boston Globe, centers on a Western Massachusetts lesbian bar that lifted its mask requirement for one night a week to help drum up business. The decision ignited an intra-queer controversy that has been feasted on by media outlets across the political spectrum—from the New York Post to LGBTQ Nation—and is even reportedly being eyed for a Hollywood adaptation. Apparently nothing is more entertaining than a bunch of lesbians and queers fighting with each other over KN-95s. What has been lost in all of the chatter and media coverage is the very real possibility that Last Ditch, which just opened in April 2025, will have to close its doors. The venue’s one remaining founder, Jackie Matellian, revealed in a community Zoom meeting that she’s working four jobs, is now solely responsible for the bar’s $50,000 business loan and is struggling to keep up with the bills. So as we laugh about the controversy’s similarity to a “Portlandia” skit and how one of the bar’s founders left to enroll in clown school, we forget that yet another lesbian bar is facing an existential crisis—and this time the call is coming from inside the house. In 2020, my friend Elina Street and I created The Lesbian Bar Project, an Emmy-, Webby- and GLAAD Media Award-winning docuseries and initiative that tells the stories of lesbian queer bars around the world. We were moved to act because at the time there were only an estimated 16 lesbian bars in the United States, and the pandemic threatened to bring that number down even further. There are now more sapphic bars than there were just before the pandemic—about 36 of them in total—but this is down from approximately 200 in 1980. Maybe that doesn’t mean much to you, but for the millions of sapphics living in the U.S., this number is calamitous. As the world laughs at lesbians and sapphics, I want to take a second and tell you what I feel when I walk into one of these bars, which are all unique and irreplaceable in their own way: I feel seen. Sometimes I think Cubbyhole in New York City’s West Village neighborhood knew I was gay before I did. When I walked in there for the first time, before I was even out, I was transfixed by the colorful array of tchotchkes hanging from the ceiling and how the women standing next to me were completely unafraid to express their desire for one another. I knew the minute I was ready to come out, I had a home. I also felt the joy of a new couple falling in love at Seattle’s Wildrose, the quiet confidence of a short king lining up her shot at the pool table at Ginger’s in Brooklyn and the kick of cayenne pepper in Julie Mabry’s crawfish at Houston’s Pearl Bar. Subscribe Lesbian bars don’t just serve lesbians; they serve queer folks across the spectrum, including bisexual, pansexual and trans people. As Elina and I traveled across the U.S. and Europe and to parts of Latin America to document the bar owners, staff and patrons that make up the ecosystems of these spaces, we also became uniquely acquainted with the factors that threaten their existence: gentrification, wage gaps, sexism, environmental disasters, gun violence, rising insurance premiums and political administrations working to annihilate queer people and their families. Lesbian bar owners, like all leaders and entrepreneurs, are imperfect. There have been significant issues over the years at lesbian bars: employee harassment, racism, lack of accessibility, sexual assault and transphobia. All bar owners should be held accountable and should listen to their communities to evolve into safer and more equitable spaces. I also acknowledge my privilege: I am able-bodied, white, cis and from a family system that loves me for who I am. Not everyone has that. Queer people, especially trans and bisexual people, are suffering from disproportionately high levels of depression, and our mental health system isn’t equipped to support them. Immunocompromised people and long COVID are real, and many of my friends are suffering to this day. The people with the least safety net are often the ones for whom a bar closing costs the most. And yet, as we’re seeing with Last Ditch, the queer community often lashes out at each other. It’s also the mainstream media taking the internal conflict and making a mockery out of it, distracting from the real possibility that this bar could close due to financial pressures. A bar that many people loved and needed is facing extinction. Perhaps it’s safer to dissent with one another than with the larger forces trying to eradicate us, but in doing so, we risk destroying the few spaces we have left. Due to the constraints of purity politics—some in good faith, some not so much—lesbian bar owners, almost all of whom are queer women themselves, are forced to be everything for everyone, similarly to how women are forced to be everything for everyone. By asking these bars to uphold impossible standards—standards very few other third spaces are asked to consider—we all end up losing. I want to move as a community toward dialogue, compassionate dissent and collaboration to make our spaces better with the goal of keeping them OPEN and thriving, rather than destroying them from the inside with expectations that are arguably unattainable. Subscribe While I have your attention—for this fleeting second of the news cycle—may I urge us to spearhead a way to keep these small businesses afloat without attacking our own community along the way? Bar owners are left with an impasse: They want to be community-centered, but they also have to make money to keep their doors open. Sometimes they might make business decisions that don’t work for everyone—and that’s partly because different patrons have different priorities and want different things—but these owners deserve the opportunity for productive dialogue**.** We have to work with them and with each other to keep our spaces open, to keep them growing. Lesbian bars raised me into the queer woman I am today. One thing I think about as I reflect on the six years of work we’ve done to document these spaces is that shared, unspoken language I have with a stranger the moment we both walk into one of these bars: the nod, the ease, the not having to explain ourselves. I don’t want to lose that, and neither should you. If objective, nonpartisan, rigorous, LGBTQ-focused journalism is important to you, please consider making a tax-deductible donation through our 501(c)(3) fiscal sponsor, Resource Impact, by clicking this button: Donate

Sep 29 • 7:01 AM EDT • Politics • unclosetedmedia.com

Allegheny County Board of Health set to vote on proposed paid parental leave policy Monday

If the Board of Health approves the proposal during Monday’s vote, the measure will advance to the Allegheny County Council for consideration later this fall.

Sep 28 • 8:37 AM EDT • Health • wpxi.com

Panther Lake teardown reveals Intel 18A in detail — TSMC still leads in density

SemiAnalysis has taken Intel’s Panther Lake apart, showing how the company’s 18A process combines RibbonFET gate-all-around transistors with PowerVia backside power delivery. The analysis finds that 18A delivers logic density similar to TSMC’s N3E, but does not yet give Intel a clear manufacturing lead over TSMC’s newer nodes.

Sep 27 • 5:23 PM EDT • Technology • notebookcheck.net

The MTV VMAs are here with Taylor Swift making history and Madonna leading the nods: How to watch

The 2026 MTV Video Music Awards are here and Taylor Swift is set to make history.

Sep 27 • 12:11 AM EDT • Entertainment • seattletimes.com

The MTV VMAs are here with Taylor Swift making history and Madonna leading the nods: How to watch

The 2026 MTV Video Music Awards are here and Taylor Swift is set to make history | KYW Newsradio

Sep 27 • 12:06 AM EDT • Entertainment • audacy.com

The MTV VMAs are here with Taylor Swift making history and Madonna leading the nods: How to watch

The 2026 MTV Video Music Awards are here and Taylor Swift is set to make history | WWL

Sep 27 • 12:06 AM EDT • Entertainment • audacy.com

The MTV VMAs are here with Taylor Swift making history and Madonna leading the nods: How to watch

The 2026 MTV Video Music Awards are here and Taylor Swift is set to make history.

Sep 27 • 12:06 AM EDT • Entertainment • clickondetroit.com

The MTV VMAs are here with Taylor Swift making history and Madonna leading the nods: How to watch

The 2026 MTV Video Music Awards are here and Taylor Swift is set to make history.

Sep 27 • 12:06 AM EDT • Entertainment • clickorlando.com

The MTV VMAs Are Here With Taylor Swift Making History and Madonna Leading the Nods: How to Watch

NEW YORK (AP) — The 2026 MTV Video Music Awards are here and Swifties, it looks like the night is already yours. Earlier this week it was announced that Taylor Swift will receive the inaugural Artist Director Honors, becoming the most awarded artist in VMA history. Swift is currently tied with

Sep 27 • 12:06 AM EDT • Entertainment • usnews.com

Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL

Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting

Sep 26 • 9:36 AM EDT • Technology • newsletter.semianalysis.com

Qualcomm’s Next Flagship Snapdragon SoC To Target Higher Frequencies Of 5.40GHz While Sticking With TSMC’s 2nm N2P Node, But IPC Gains Are Rumored To Stay Under 10%

Qualcomm’s upcoming Snapdragon flagship SoC aims for a massive 5.40GHz clock speed on TSMC’s 2nm N2P process, though rumored IPC gains remain under 10%

Sep 26 • 6:14 AM EDT • Technology • wccftech.com

Seattle and Western WA celebrate ‘9 to 5’ Dolly Parton Day

Communities across the world, including Seattle, are celebrating Dolly Day on Sept. 25 — or 9/25 — in a clever nod to her hit song “9 to 5.”

Sep 25 • 10:12 AM EDT • Entertainment • yakimaherald.com

Seattle, Western WA celebrates ‘9 to 5’ Dolly Parton Day

Communities across the world, including Seattle, are celebrating Dolly Day on Sept. 25 — or 9/25 — in a clever nod to her hit song “9 to 5.”

Sep 25 • 10:12 AM EDT • Entertainment • yakimaherald.com

International Emmy Nominations: United Kingdom Leads This Year’s Tally; Canada’s ‘Heated Rivalry’ Doesn’t Make the Cut

The United Kingdom led all territories in nominations at this year’s International Emmys, landing 14 nods total — including Disney+’s “A Thousand Blows” in drama and Netflix’s “Man vs. Baby” in comedy...

Sep 23 • 4:23 PM EDT • Entertainment • yahoo.com

Brave of Lampard to start Thomas-Asante

Former Coventry City goalkeeper Steve Ogrizovic says it was "brave" to play Brandon Thomas-Asante as the number nine on Saturday against Nottingham Forest - but it was a decision that paid off for manager Frank Lampard. Ghana striker Thomas-Asante got the nod ahead of Ellis Simms and summer signing Sidiki Cherif as Lampard opted to shake-up his attacking line-up. Thomas-Asante was supported by wingers Ephron Mason-Clark and Jack Rudoni, with the trio's regular interchanging of positions leaving Forest players wondering who to mark.

Sep 23 • 4:04 AM EDT • Sports • sports.yahoo.com

Best for business: Byron Donalds earns NFIB nod

Business groups continue to back the Naples Congressman.

Sep 22 • 2:51 PM EDT • Business • floridapolitics.com

Pens Points: Preseason Positives

Back on PPG Paints Arena ice for the first time since April, the Pittsburgh Penguins opened their preseason slate with a 4-1 victory over the Buffalo Sabres. Sergei Murashov got the nod in goal and pitched a shutout, stopping 13 shots, in his 30 minutes of action before Joel Blomqvist took over. Connor Dewar, Bryan […]

Sep 22 • 6:00 AM EDT • Sports • sports.yahoo.com

Scientists teleport quantum states across 100 parallel optical channels

Quantum communication networks consist of several connected nodes that exchange information encoded in quantum states. These networks could potentially enable more secure communications between quantum ...

Sep 21 • 11:20 AM EDT • Science • phys.org

Agency as the Emerging Naturalist Paradigm

Jaques Monod, along with other champions of 20th-century scientism, was entirely mistaken.

Sep 18 • 9:41 AM EDT • Science • scienceandculture.com

Random: Fire Emblem: Fortune's Weave Switch 2 Physical Hides A Neat Nod To Three Houses

Follow the Leda

Sep 18 • 5:15 AM EDT • Technology • nintendolife.com

Mike Rogers gets big boost from business community with new slate of endorsements

Michigan’s business leaders are going all in on support for the U.S. Senate bid of Republican nominee Mike Rogers. On Thursday, both the Detroit Regional Chamber and the National Federation of Independent Business announced that they would be backing Rogers in the fall against Democratic nominee Abdul El-Sayed. The Detroit Regional Chamber PAC nod, in […]

Sep 17 • 3:09 PM EDT • Business • michiganadvance.com

Snap targets enterprises with Salesforce, Nvidia AI tools for augmented-reality glasses

Snap on Wednesday announced partnerships with companies including Salesforce, Nvidia and Amazon Web Services to integrate workplace tools into its Specs augmented-reality ​glasses, courting enterprise demand to carve a foothold in the heavily ‌contested market.

Sep 16 • 7:45 PM EDT • Technology • reuters.com

Johnson’s renter protection ordinance advances after major concessions

A stripped-down version of Mayor Brandon Johnson’s renter protection ordinance got a nod from a city panel today as opponents forge ahead with competing legislation.

Sep 16 • 6:14 PM EDT • Business • chicagobusiness.com

A 240-million-year-old fossil just changed the dinosaur timeline

A newly identified 240-million-year-old animal from Tanzania is forcing scientists to rethink the early dinosaur timeline. Dinodontosaurus isiyavamanda belongs to a group previously known only from South America, linking fossil deposits on the two continents. That connection suggests Tanzania’s supposed oldest dinosaur fossils may actually be millions of years younger than previously thought.

Sep 16 • 8:00 AM EDT • Science • sciencedaily.com

Climate justice gains approval across ELCA synods - Lutheran Alliance for Faith, Science and Technology

Sixteen ELCA synods have approved resolutions supporting the World Council of Churches’ Ecumenical Decade of Climate Justice Action.

Sep 13 • 2:03 PM EDT • Science • luthscitech.org

Did Scientists Just Witness a Key Step in the Origin of Complex Life?

A recent headline suggests a breakthrough. Have researchers recently witnessed experimental support for the origin of complex life?

Sep 13 • 8:00 AM EDT • Science • answersingenesis.org

How the HOPES Program Strengthens Culturally Responsive Mental‑Health Care

"I thought there was no way I could become a doctor. Now I know I can."As I looked around the room, I noticed heads nodding in agreement.That student's reflection wasn't an isolated experience. One by one, others shared similar stories describing how they had questioned whether they belonged in medi...

Sep 13 • 12:10 AM EDT • Health • thefulcrum.us

Marvell Is Winning Custom AI Business. TSMC May Be the Safer Way to Play It

Marvell Technology, Inc. (NASDAQ:MRVL) is betting heavily on custom AI accelerators and networking. Taiwan Semiconductor Manufacturing Company Limited (NYSE:TSM) occupies a particularly powerful position in that strategy. Marvell’s latest regulatory filing says TSM is currently the sole wafer supplier for its advanced-node products, including its 3nm products. That makes the relationship unusually direct. Marvell itself […]

Sep 11 • 7:04 PM EDT • Business • finance.yahoo.com

Ella Langley leads Country Music Association Awards nods

Ella Langley leads the 2026 Country Music Association Awards nominations with nine nods, thanks to her hit “Choosin’ Texas.”

Sep 10 • 9:26 AM EDT • Entertainment • seattletimes.com

Ella Langley leads Country Music Association Awards nods, with mentor Miranda Lambert close behind

Ella Langley leads the 2026 Country Music Association Awards nominations with nine nods, thanks to her hit “Choosin’ Texas.” | WWL

Sep 10 • 9:26 AM EDT • Entertainment • audacy.com

Seahawks Owner Gives Health Update After Sam Darnold Injury

Vinod Khosla’s first Seahawks opener as an owner included a Sam Darnold injury, a wild comeback and a postgame joke about his own health. The post Seahawks Owner Gives Health Update After Sam Darnold Injury appeared first on HEAVY.

Sep 10 • 3:48 AM EDT • Health • sports.yahoo.com

Seahawks Owner Gives Health Update After Sam Darnold Injury

Vinod Khosla’s first Seahawks opener as an owner included a Sam Darnold injury, a wild comeback and a postgame joke about his own health. The post Seahawks Owner Gives Health Update After Sam Darnold Injury appeared first on HEAVY.

Sep 10 • 3:48 AM EDT • Sports • sports.yahoo.com

'I'm ready to try and establish myself'

Bournemouth forward Daniel Jebbison says he is "ready" to make an impact whenever he is given the nod by Marco Rose this season. Jebbison has completed two loan spells at Championship outfits Watford and Preston North End in recent seasons and is hopeful those experiences will now help him "establish" himself with the Cherries. "I'm ready and I'm patient," Jebbison said.

Sep 8 • 6:00 AM EDT • Sports • sports.yahoo.com

Students avoiding AI for schoolwork outscore peers in science, bar one use: OECD

Fifteen-year-olds reporting they never or almost never used artificial intelligence (AI) for schoolwork outscored their AI-using peers in science on nearly every type of task, except for utilizing AI as a general study aid, according to the PISA result conducted by the OECD.

Sep 8 • 5:40 AM EDT • Science • technode.global

Don't Nod warns it may not have enough funding to operate beyond January 2027

Don't Nod has warned there is "material uncertainty" over its ability to continue operating beyond January 31, 2027, un…

Sep 7 • 2:42 PM EDT • Technology • gamesindustry.biz

CT beer maker pours $650K into new brewhouse, eyes further expansion amid wholesale growth

Nod Hill Brewery invested $650,000 in its Ridgefield operation as wholesale sales rise, with plans to boost production capacity by 2028.

Sep 7 • 4:00 AM EDT • Business • hartfordbusiness.com

'The Pitt' wins 3 early Emmys including an acting trophy for 73-year-old Ernest Harden Jr.

HBO Max's "The Pitt” has started winning Emmys ahead of the main awards show. The series, which is the year's top nominee with 25 nods, won for prosthetic makeup and

Sep 6 • 10:24 PM EDT • Entertainment • dailyrecordnews.com

'The Pitt' wins 3 early Emmys including an acting trophy for 73-year-old Ernest Harden Jr.

HBO Max's "The Pitt” has started winning Emmys ahead of the main awards show. The series, which is the year's top nominee with 25 nods, won for prosthetic makeup and

Sep 6 • 10:24 PM EDT • Entertainment • yakimaherald.com

A fluorinated imine additive helps graphite anodes endure 1,000 cycles

A newly developed electrolyte additive could help lithium-ion batteries keep graphite anodes stable over prolonged cycling. Researchers synthesized pentafluorophenyl thiophene imine (FPTI), which forms a protective, LiF-rich solid electrolyte interphase on graphite. At 4 mg/mL, FPTI enabled 95.6% capacity retention after 1,000 cycles in graphite/Li half-cells and improved lithium-ion transport. NMC811/graphite full cells using FPTI-conditioned anodes reached an energy density of approximately 233 Wh/kg, highlighting its potential for longer-lasting battery systems.

Sep 6 • 8:00 PM EDT • Science • eurekalert.org

Bears Dillon Thieneman gets surprise nod as possible Defensive Rookie of the Year from ESPN

One ESPN analyst has Chicago Bears safety Dillon Thieneman as a Defensive Rookie of the Year candidate. @kdthompson5 explores here:

Sep 6 • 12:00 PM EDT • Sports • sports.yahoo.com

Proto Labs (PRLB) Could Be 15% Undervalued On Leadership Change And Business Insider Nod

Proto Labs (PRLB) is back in focus after Business Insider recognized the company as one of America's Most Innovative Businesses, and with the upcoming arrival of seasoned operations leader Sam Ramahi as Chief Operations Officer. Against this backdrop, Proto Labs’ share price has shown mixed momentum, with a 1 day share price return of 2.40% and a 7 day share price return of 2.13%, in contrast with a 30 day share price decline of 9.82%. Yet a much stronger 58.60% share price return year to...

Sep 5 • 8:12 AM EDT • Business • finance.yahoo.com

'Spicy' qualifying expected for Monza: 'More extreme this year'

Racing Bulls' Yuki Tsunoda expects an especially 'spicy' qualifying session at the Italian Grand Prix. For the second weekend in a row, Tsunoda is in action in Formula 1.

Sep 5 • 4:24 AM EDT • Sports • sports.yahoo.com

Commercial AI cuts pulmonary nodule assessment times by up to 25%

The use of artificial intelligence-enabled software could significantly reduce interpretation times for chest CT scans, experts write in RSNA's Radiology.

Sep 2 • 6:13 AM EDT • Business • radiologybusiness.com

Brinkley, Guttenberg revel in retro joy of ‘American Summer’

Sweetly nostalgic as it looks back at one teenager’s “best summer ever,” “American Summer” is also a nod to the friendships and romances that unfold as adulthood beckons.

Sep 1 • 3:42 AM EDT • Entertainment • bostonherald.com

Trump says he will report NBC host to FCC for ‘rebuke or punishment’

The president’s latest in a string of threats against broadcasters followed a comment by Kristen Welker about “some mixed results” from his midterm endorsements.

Aug 30 • 4:15 PM EDT • Politics • washingtonpost.com

Pixel 11's Tensor G6 and Pixel 10's Tensor G5 still fall behind in performance per watt, testing shows

Geekerwan's first efficiency test of the Tensor G6 and G5 shows that both trail the Snapdragon 8 Elite and Apple's A-series chips in CPU and GPU performance per watt, while the Kirin 9030 Pro matches the Tensor chips despite being manufactured on a much older process node.

Aug 29 • 1:29 PM EDT • Technology • notebookcheck.net

6 lists of 5 for your Friday

The list gimmick returns with a nod to Trinidad Chambliss (6) and Kewan Lacy (5).

Aug 28 • 7:00 AM EDT • Sports • sports.yahoo.com

New Seattle Seahawks owner makes unexpected Pittsburgh Steelers admission

In a surprising turn of events, new Seattle Seahawks owner Vinod Khosla declared himself to be a fan of the Pittsburgh Steelers during the introductory press conference. Vinod and Neeru Khosla became the new majority owners of the Seattle Seahawks after the NFL approved their purchase of the team at a $9.

Aug 28 • 3:23 AM EDT • Sports • sports.yahoo.com

How AI is quietly reshaping chemical sciences

From reducing administrative workload to navigating ‘alien intelligence,’ this month’s column takes a practical look at integrating LLMs and LWMs in the lab

Aug 27 • 8:00 PM EDT • Science • cen.acs.org

Expanding subscriptions and programs for scientists

Anthropic is an AI safety and research company that's working to build reliable, interpretable, and steerable AI systems.

Aug 27 • 8:00 AM EDT • Science • anthropic.com

Vinod Khosla: Seahawks' task is simple, keep winning and get another Super Bowl

Aug 27 • 5:18 AM EDT • Sports • sports.yahoo.com

Get to know: Arkansas '28 baseball pledge Evan Canode

Bentonville infielder and multi-sport standout Evan Canode recently pledged to Arkansas baseball as a member of the 2028 class.

Aug 27 • 3:00 AM EDT • Sports • wholehogsports.com

Scripps Research and collaborators awarded $19.5 million to establish an open-access autonomous chemistry laboratory

A new award from the U.S. National Science Foundation (NSF) totaling $19.5 million over four years will expand robotic systems, analytical instrumentation and dedicated staff at the Automated Synthesis Facility at Scripps Research by supporting a collaborative effort among Scripps Research, UCLA and Sunthetics (an AI-for-chemistry company) to establish a nationally accessible, fully automated chemistry laboratory. This “Chemistry Node” will be one of 20 AI-enabled NSF Test Bed: Toward a Network of Programmable Cloud Laboratory (NSF PCL) nodes across the United States, which will test, scale and demonstrate new methods and tools that advance automated science and engineering, driving discoveries across a wide range of fields.

Aug 26 • 8:00 AM EDT • Science • eurekalert.org

Trump nabs crucial primary win in South Carolina: 4 takeaways

President Trump notched a critical win in the Palmetto State on Tuesday, with Sen. Darline Graham (R-S.C.) defeating Rep. Ralph Norman (R-S.C.) to clinch the GOP nod in the South Carolina Senate ra…

Aug 25 • 10:32 PM EDT • Politics • thehill.com

Genshin Impact Studio Lean Into Elden Ring In Its New Action-RPG

Nodus Fall takes place in a world where 'divine authority has crumbled'—sound familiar?

Aug 25 • 2:10 PM EDT • Technology • kotaku.com

New Science Center with a Biblical Worldview Coming to Ontario, Canada

Answers in Genesis is partnering with Cántaro Institute to advise on a new science center with a biblical worldview in Ontario.

Aug 21 • 8:00 PM EDT • Science • answersingenesis.org

Making the case for independent science

Med School lecturer nods to wider implications in blueprint for Hungary

Aug 21 • 11:12 AM EDT • Science • news.harvard.edu

AIA Group's first-half new business value rises 10%

Insurer AIA Group on Thursday posted a 10% jump in ​half-year value of new business (VONB), backed by growth ‌across all distribution channels and segments, excluding Thailand.

Aug 19 • 6:56 PM EDT • Business • reuters.com

Phantom Blade Zero State Of Play Was Swamped By Disc Protesters

The live chat, and then the post-stream comments, were of one furious voice

Aug 18 • 10:04 AM EDT • Technology • kotaku.com

Winner and Loser of the Week in Florida politics

Jay Collins, Paul Renner fade as Ken Welch struggles and Catalina Lauf rides Donald Trump’s late nod.

Aug 16 • 5:30 AM EDT • Politics • floridapolitics.com

Broncos have 2 players on ESPN’s All-Backup Team

ESPN put together an All-Backup Team ahead of the 2026 NFL season. Find out which two members of the Denver Broncos earned nods.

Aug 15 • 7:01 AM EDT • Sports • sports.yahoo.com

BREAKING: Netflix to shut down two more game studios

Netflix is sticking with video games but once again reducing the number of studios it owns making games. The streaming giant is closing Los Angeles-based Night School studio, which it acquired in 2021 and plans to close Helsinki-based Moonloot, which was founded in 2022. Just six weeks ago, Night School had released Unhinged, a novel 30-minute first-person horror game, streamable on TVs to Netflix users. The game was hailed by Netflix co-CEO Greg Peters in a call with investors. Six weeks later, Night School is closing. Prior to its Netflix tenure, Night School had developed the award-winning supernatural thriller Oxenfree. A second Oxenfree game followed after the purchase, as well as a mobile game designed to tie in to an episode of the Netflix show Black Mirror. Netflix attributed the studio closures to a prioritization around kids gaming, party games, story-driven fare and games with mainstream hooks, such as a recently released FIFA game. “We see an opportunity to be more focused in our execution, so we are making organizational changes to the business to match those priorities,” a Netflix spokesperson told Game File. Netflix is also cutting jobs from its internal games team. A rep declined to say how many jobs were being lost by these cutbacks. “We are incredibly grateful to the talented colleagues we’re saying goodbye to today. We thank them for all their contributions to Netflix, and wish them the best,” the rep said. Netflix started releasing video games, initially on mobile as a free bonus to subscribers, in 2021. By 2023, Mike Verdu, then the head of Netflix’s game operations, was telling me that the company was committed to growing carefully, as it offered more games and built up internal game studios. At the time, it hadn’t made any gaming job cuts. Since then, Netflix has altered its approach. In 2024, it shut down Team Blue, a start-up studio led by ex-Call of Duty and Halo developers that was exploring making a high-end first-person game for the service. Last October, Netflix shut down another studio, Boss Fight, shortly after Peters praised the team’s Squid Game game to investors. (One of Boss Fight’s main developers now works on the Netflix FIFA game for outside studio Delphi.) And in December, Netflix sold cozy game studio Spry Fox back to its founders. Amid all of this, Netflix has shifted from emphasizing mobile games to offering games through TVs and PCs, via streamed connections, with phones used as controllers. That’s how Night School’s Unhinged worked, along with games such as Boggle and Party Crashers that have collectively helped the Netflix game controller app chart well on mobile app stores. The studio cuts leave Netflix with a central gaming team that works with external developers, and a dedicated first party studio in, Helsinki-based Next Games, which produced many of the company’s couch-centric party games. The move away from having a roster of internal game studios aligns with Netflix’s own approach to shows and movies, which are largely produced externally. The company owns few TV/film production studios of its own. The gaming industry overall is seeing large holders of multiple studios cut back, with Sony, Ubisoft, Embracer, Microsoft and other giants closing or selling off studios. Cuts in California-based studios, where costs often run relatively high, have been particularly acute. Netflix has faced skepticism about its gaming plans for years. The moves today are likely to fuel them, and the company has few upcoming projects to counter the narrative. Among the few hinted, acclaimed independent studio Don’t Nod said last year it was working on a game tied to a major Netflix franchise.

Aug 13 • 2:47 PM EDT • Technology • gamefile.news

AI needs science’s search history

“Actually, that’s where the gold is,” said Alasdair Russell, my graduate school friend who leads a pre-clinical genome editing group at Cambridge. He was talking about the winding road of science that is omitted from published papers. “When you’re discussing how to do the experiment, and why this way is better than another way, and what does the data really mean? I know what it shows, but what does it mean?” At RAAIS 2026, he described how his group has begun logging the twisting path of discovery as it happens, recording the verbal and written exchanges that normally disappear. Ideas become nodes in a living graph: they branch when a meeting produces two plausible experiments, merge when separate lines of evidence converge, and go dark when someone quietly stops pursuing them. In his implementation, one agent scores novelty, while another tries to learn “how scientists think and how they navigate through a complex world of data,” so that high-potential nodes can trigger deeper investigation. As frontier AI labs deploy agents toward scientific discovery, giving AI authentic scientific taste remains a trillion-dollar dilemma. The bottleneck is that the record we have kept for centuries of science might be insufficient to get us there. The experiments that never make the paper Peter Medawar, 1960 Nobel laureate and “father of transplantation,” asked in 1963 whether the scientific paper was a fraud, and answered yes: the form of the paper misrepresents the thinking that produced it. Sixty years on, the diagnosis is unchanged. A paper presents a clean progression from hypothesis to result to conclusion. Lost along the way are the unconventional theories, the abandoned or unaffordable methods, and the underwhelming and inconclusive data. It reads like a browser history with every dead end deleted: the ten open tabs, the four rephrased queries, the wrong turn down a subforum. All scrubbed, leaving one clean path from question to answer as the canonical path. What has changed since then is that the discarded material is now worth something. No high-impact journal wants these artifacts, but raw trial and error is the most likely source of the training data required to develop scientific intuition, or what researchers call taste. Earlier attempts to capture the discards were motivated by scientific integrity. The Journal of Negative Results in Biomedicine launched in 2002 to publish rigorous studies that disputed established models or exposed ineffective treatments. Its archive preserved negative conclusions after they had become papers, rather than the live alternatives and arguments that produced them. BioMed Central closed it in 2017, saying the mission had been served now that other journals publish null results. A less generous reading is that in fifteen years it published around 200 papers because almost nobody wants to read a negative result, let alone write one up when it will not count toward academic tenure. AI models are different. Even an uninteresting negative result can be useful, provided it is labeled. Earlier this year, Anthropic put a version of this to the test. The company pulled 129 decision points from real Claude Code sessions between January and March 2026, showed models the work up to a human detour, and asked what should happen next. Claude Mythos Preview beat the human choice 64% of the time, while Opus 4.5 managed 51%. The comparison was tilted toward the models because Anthropic deliberately chose moments where the human decision had room for improvement. On 127 further scenarios where the human action was already strong, the models improved on it only about 20% of the time. The study was possible because Anthropic’s researchers work inside a tool that logs by default. The reasoning, detours and outcome are produced in the same working environment. Biology has no equivalent. Its reasoning happens in hallways, at benches, in Slack threads and on whiteboards, while the outcome arrives weeks later somewhere else. The record has to emerge from the work itself. Ask scientists to reconstruct it afterwards and we’ll create another polished account. Subscribe A log is not a label Before any of this becomes training data, a negative result has to say what failed. The first paper published in the Journal of Negative Results in Biomedicine examined 234 negative studies across five leading medical journals. Only 30% discussed statistical power, and half clearly defined a primary outcome. Tell a model an experiment failed, without telling it whether the assay was underpowered, a reagent had degraded, or the hypothesis was simply wrong, and it will learn noise with confidence. Decision histories have a second missing label too. When a lab considers five experiments and runs one, only the chosen branch returns an outcome. The other four are experimental counterfactuals. Researchers call this the selective labels problem: the data reveal results only for the actions someone chose to take. Such a record can teach a model to imitate a lab’s taste, but it cannot establish that the taste was good. It also smuggles local constraints into general lessons. A lab that never ran cryo-EM because it did not own a microscope teaches a model that cryo-EM is rarely the right call. Alasdair’s nodes preserve the candidate set, which is the necessary first step. To be useful, each decision record needs six fields: The evidence available at that moment, and nothing that arrived later. The candidates considered, including the ones dismissed in a sentence. For each candidate: the expected result, the confidence attached to it, and the cost in time and money. The route chosen, and the reason. What happened next. How the evidence changed the scientist’s view. These must be timestamped before the outcome, because hindsight turns uncertainty into inevitability. Disagreement also has to survive. Averaging three scientists into one clean rationale reproduces exactly the information loss we are trying to fix. But there is an obvious failure mode here. Once decisions are logged and scored, people log for the record post-facto. Anyone who has watched an electronic lab notebook fill up with retrospective tidying knows how quickly a research tool becomes a compliance exercise. A record that costs a scientist ten minutes of honest reflection per decision is worth far more than one that costs an hour of performance. A publication initiative called Registered Reports offers a useful starting point. Here, researchers submit their rationale, methods and analysis plan for peer review before the data exist, and the journal commits in principle to publish if they follow the approved plan. Nature has now expanded the format across every field it covers. This approach to paper writing timestamps intent before the outcome, but it freezes one plan. A useful search history must also preserve how the plan changed, which alternatives were rejected, when, and on what evidence. Subscribe Run the runner-up Autonomous labs show what happens when decisions and outcomes are connected in a loop. Liverpool’s mobile robotic chemist ran 688 experiments over eight days in a ten-variable formulation space. A batched Bayesian search used each result to choose the next experiments and found photocatalyst mixtures six times more active than the starting formulations. Every completed experiment changed what the system did next. The robot optimized within a goal and search space that humans had already chosen. It did not decide which scientific question mattered. So what this work demonstrates is narrower, but still useful: a search history pays off when the options return standardized outcomes quickly. Open-ended biology is harder because branches can take weeks and the discarded alternatives may never be run. Some exploration therefore has to be bought. Where two branches are plausible and the stakes justify the cost, a lab should sometimes run the runner-up. Otherwise the record captures what today’s scientists usually chose and stays silent on what they systematically overlooked. A funder could ring-fence a small fraction of a grant for the branch not taken, provided that the decision record and the outcome are both deposited. That costs money, but so does having every lab rediscover the same abandoned path. Test whether taste transfers When it comes time to evaluate if our new AI system exhibits taste, the comparison should run across laboratories and fields. At selected decision points in a live research campaign, we should freeze the six fields: the evidence, the candidates, expected results, confidence, costs and the choice made. Experts then rank the options before the outcomes are known, and those outcomes are checked independently later. We could give models one of two diets - papers alone, or papers plus decision histories - and ask them to rank the next experiment on unfamiliar projects. Then, we score information gained per dollar and week, calibration, and how quickly weak branches are abandoned. If histories improve choices only inside the lab that produced them, they amount to useful organizational memory. If they improve choices on unfamiliar problems elsewhere, Alasdair’s group will have captured something science has never managed to write down: a transferable record of taste. Until that happens, a scientific search history is a promising record, not yet a training set.

Aug 13 • 11:16 AM EDT • Science • press.airstreet.com

Deep learning shines at predicting incidental lung nodules' severity

Experts believe AI's performance on a diverse dataset gives it an edge over other prediction models in real world settings.

Aug 13 • 6:14 AM EDT • Business • radiologybusiness.com

Downtown Portland is gaining an unsavory reputation. Businesses say safety concerns must be addressed.

People nodding off in doorways. Aggressive panhandling along Congress Street. Needles and other waste on sidewalks. What more can be done?

Aug 13 • 4:00 AM EDT • Business • pressherald.com

These mammal ancestors birthed live young far earlier than thought

Growth rings on a fossil bone suggest at least one mammal ancestor gave birth to live young rather than laying eggs 236 million years ago.

Aug 13 • 12:00 AM EDT • Science • sciencenews.org

MSEA endorses Hannah Pingree for governor

The nod from MSEA is the third major union endorsement in recent weeks for Pingree, following backing from the Maine AFL-CIO and the Maine Education Association.

Aug 12 • 12:39 PM EDT • Politics • spectrumlocalnews.com