SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " cache " 291 found 🔀 AI-powered Shuffle
'It's Just Not Worth It': Selena Gomez Opens Up About Vaping's Effect On Her Voice
The “Only Murders in the Building” star revealed that she’s quit vaping and hopes to keep it up.
Oregon: Wildhorse Resort & Casino selects Seattle Entertainment Group to develop entertainment
Wildhorse Resort & Casino announced on Thursday it has selected Seattle Entertainment Group, a 100% Native-owned entertainment, production, and talent-buyin
James McAvoy Recalls Being Bullied On Hit HBO Series — And He Doesn't Hold Back
The actor revealed it was his first day as an actor after finishing acting school.
Jessica Lange Says FX Was ‘Too F**king Cheap’ During Her ‘American Horror Story’ Days
Lange surprised fans when she returned to the horror anthology series this fall, despite previously claiming she had no interest.
Brooklyn Store Says Kelly Clarkson Wanted To Buy Something That Wasn't For Sale
Kelly Clarkson blasted the retail shop on X, saying the employees looked at her like she couldn’t afford the pieces.
Shane Gillis Drops F-Bomb During 'SNL' Sketch
The comedian later apologized for the moment.
Kratsios Speaks at Science Summit on New Golden Age
Remarks by Director Michael Kratsios at the Science: A New Golden Age SummitRemarks as prepared for deliveryOct. 8, 2026Good morning, and thank you
Jimmy Kimmel Ridicules Trump For Awarding Elon Musk With Highest Science Award
“It is so nice when two terrible people can put their differences aside for the greater bad,” Kimmel said.
Your guide to the Utah House District 5 race: Kendra Penry and Casey Snider
Next month, residents of southern Cache Valley will vote in their next Utah House representative. Candidates Casey Snider and Kendra Penry describe their platforms.
Surface Edge taps new business development director
Surface Edge names Isaac McCoy director of business development to expand multifamily, senior living and student housing in Texas.
ClickFix Smuggles Payloads Through Browser Cache to Bypass Windows Run Limits
Microsoft observed ClickFix attacks using browser cache smuggling to execute cached VBScript and launch a credential-targeting malware chain.
Who will rural voters blame for harmful healthcare changes, policies this election?
Inflation and affordability, immigration and international conflicts may be dominating much of the news—and voters' attention—but healthcare, as always, still matters at the ballot box—perhaps even more so for rural voters.
Indonesia and China to strengthen science and education cooperation
Indonesia and China plan to expand cooperation in higher education and science to advance innovation and technology adoption.
Kathleen Turner Has An Iconic Response As Michael Douglas Admits To Past Affair
“What a fuss...”
Anti-Woke Sports Bro Cut From College Football Fan Favorite
The Barstool Sports founder blamed his rival team for Fox Sports’ decision.
Curiosity Blog, Sols 5022-5028: Cashing in at Cache Creek
Written by Lucy Thompson, Senior Research Scientist, University of New Brunswick, Canada
Gypsy Rose Blanchard Is Advocating For Stricter Online Harassment Laws After Fiancé's Death
Ken Urker was found dead on his 34th birthday at his home in Louisiana.
This Sneaky App Is Probably Sucking Up Your iPhone Storage. Here's How To Free Up Space.
This easy fix will give you more data on your device so you can go back to screenshotting every meme you see.
LETTER: Thompson puts people before politics in response to MIDA concerns
Rep. Jason Thompson’s billboard on Logan’s Main Street shows the legislator with his family and reads “people before politics” in bold letters. This was demonstrated by Rep. Thompson’s rapid-fire response
Using comic books to get serious about science
Nuclear engineer-turned-librarian Jim Ottaviani found his niche as a writer of nonfiction comic books about scientific superheroes. Move over, Marvel. Step aside, DC Comics: Einstein, Pasteur, and more, have muscled their way into the best-seller stratosphere.
Iowa’s newest casino, opening in November, announces space-exploration exhibit, entertainment lineup
Cedar Crossing Casino & Entertainment Center announced Wednesday that its Compass Center will open with an interactive space exploration exhibit, while the
Andrew Scott Could Make Oscars History With This ‘Incredibly Personal’ Role
“It’s set in the theater and about the representation of gay actors in the ’90s, and it’s about family,” the Irish actor said of “Elsinore.”
OpEd: Representative Thompson chooses you over politics
Politics has no shortage of disagreement. That isn't necessarily a bad thing.
’70s Rock Icon Says Taylor Swift ‘Ruined Music’ And Labels Her ‘The Apotheosis Of Mediocrity’
Todd Rundgren’s scathing comments on Swift came amid a chat about what he described as “the era of the female artists.”
Taylor Swift Confirms She’s ‘Patient Zero’ In VMAs Music Video Debut
Fans had been parsing the singer’s social media for clues and coming up with theories for days leading up to the ceremony.
The Deadlock Between Beyoncé And Taylor Swift Is Officially Over
Sunday’s ceremony marked the introduction of the MTV Video Music Awards’ Artist Director Honors.
The Wackiest And Wildest Looks From The VMAs Red Carpet
From Lady Gaga’s legendary meat dress to live animals, the VMAs red carpet is home to some of the most outrageous pop culture moments.
Comedian Rips Into Ed Sheeran: 'Red-Headed Puppet With A Hand Up His Ass'
The “Chicken Shop Date” host didn’t hold back during her “SNL UK” monologue.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Caesars shareholders approve $17.6 billion merger with Fertitta Entertainment
Caesars Entertainment Inc. shareholders have overwhelmingly accepted Fertitta Entertainment’s proposed $17.6 billion acquisition of the gaming company, accordin
AMD Ryzen 7 9800X3D Memory Performance Scaling
The AMD Ryzen 7 9800X3D set new benchmarks in gaming performance with its impressive 96 MB L3 V-Cache. But how does memory latency factor into this powerhouse's performance? Our latest analysis dives deep into memory performance scaling, and could change how gamers approach system optimization.
Scientists Found 15,000-Year-Old Fingerprints from a Lost Civilization
A cache of 142 clay beads from Natufian sites in Israel preserved 50 fingerprints—many belonging to children—pushing the origins of ornament-making back thousands of years.
'Rusty Treasure' in Austria Revealed as Europe's Largest Cache of Iron Age Iron Bars
500 swords' worth.
No One Wants To Talk About This Embarrassing Part Of Aging — But This Small Toilet Tool Can Help
The Bottom Buddy is an ergonomic toilet wand that is giving people back their independence.
Engrams Embedding Entendre: Codesign for Efficient DRAM/SSD Offloading
Engram extends standard token embeddings with learned multi-token lookups. Recurring local patterns retrieve vectors directly, reducing the need to reconstruct them through attention and feed-forward layers. With Engram model architecture optimization, it allows for lower HBM capacity to be needed for models at the same quality. This does not mean there won’t be an insane demand for HBM but it just means that model architecture will continue to innovate around constraints. This model architecture design is naturally codesigned for parameter offloading: each token accesses a few embedding rows whose addresses depend on token IDs, not hidden states. The runtime can prefetch those rows from host DRAM while earlier layers compute, keeping the table outside HBM without transferring entire weight matrices. Our Memory model contains our latest estimates of quarter by quarter HBM, DRAM, & NAND supply and demand. Offloading frees HBM for model weights and KV cache, potentially supporting larger batches or more concurrent sessions. When DRAM becomes the next constraint, NVMe offers another tier. Recommendation systems already cache frequently or recently accessed embedding rows in faster memory while backing colder rows with SSDs. After NVIDIA roadmap had to change due to massively despec’ing Rubin Ultra from 1024GB to now ~200GB of HBM per chip, model architecture optimizations like emgram maybe helpful. Our DeepSeek-V4.1-Flash configuration uses roughly 189 GiB of memory for Engram. We replace it with a memory-mapped (mmap) file and measure serving performance with offload to SSD. Later on in our report, we will show our Engram offloading experiments along with the official InferenceX agentic inference serving results on Engram models like DeepSeekv4.1 Flash across all 6 NVIDIA GPU SKUs along with MI355X. Unsurprisingly, the CUDA Moat is still mogging MI355X on the ultra popular DeepSeekV4.1 Flash model. We also show how even on high capacity HBM SKUs, offloading emgrams to DRAM could result in even better performance for most of the pareto than keeping the emgram in HBM. Our benchmark has been widely reproduced, validated and/or supported by almost every major buyer of compute from Google Cloud to Microsoft Azure to Oracle, to Meta and many more. Furthermore, it has the support of the ML community including from vLLM, LMCache, SGLang, PyTorch, Huggingface and the support of major labs like OpenAI, MiniMax, ZAI, Qwen, Moonshot Kimi, etc. Star the InferenceX GitHub repository if you find the open-source benchmark and data useful!. InferenceX is the only inference benchmark in the world to have TPUv7, Jalapeño, Nvidia Rubin NVL72, AMD, and soon, SambaNova and Trainium. Due to how realistic AgentX scenario is to real world agentic inference workloads, AMD has committed to collaborating on MI455X UALoE72 too. DeepSeek did not release the original paper’s two trained Engram models. We replicated its setup on fineweb-edu using the released code and training hyperparameters, at an estimated 6E18 FLOPs per run. We observed the same U-shape scaling: Engram improved performance over pure MoE baselines. We also reproduced DeepSeek’s results, where earlier-layer representations with Engram resembled those of later layers. Like the original Engram paper, it is possible to probe Engram’s gate scores to see what n-grams DeepSeek-V4.1-Flash makes the most use of. Our gate scan finds names, code fragments, relational phrasing, and boilerplate. These examples prioritize interesting-ness over gate strength. One unexpected result was Wright : Ace Attorney. These examples suggest learned memory optimizes the training objective, not a judgment of which facts deserve storage. Licenses, bibliography fragments, API scaffolding, and website furniture can provide prediction shortcuts, so the value of additional Engram capacity may depend on what survives data preparation. This does not show that table capacity is “wasted”: the evaluation-corpus scan establishes neither training exposure nor the capacity occupied by each category. For offloading, strong gates do not identify cache-hot rows. Low gates do not automatically save reads either: computing the gate requires the retrieved key and undoes the performance gain of a fused kernel. Skipping reads would require a separate usefulness predictor before retrieval. In the original paper’s inference-time ablation, factual-knowledge benchmarks retained just 29–44% of their original performance, while reading comprehension retained 81–93%. This is due to the training–inference mismatch. The resulting degradation therefore measures this trained model’s dependence on Engram, not the performance difference between models trained with and without it. In our ablations, suppressing Engram worsens token likelihood across all evaluated domains, especially encyclopedia text and several code corpora. Surprisingly, GSM8K accuracy stays within measured run-to-run variation and removing Engram has no effect. Engram is not a detachable dictionary beside an unchanged MoE. Removing it changes downstream features and expert selection. We tested whether rerouting hurts or compensates by holding tokens fixed in a teacher-forced experiment on CRUXEval, a code-reasoning benchmark of small Python functions where the model predicts a function’s output from its code and an input, and scoring the reference answer. Removing Engram raised answer loss from 0.2848 to 0.3093 bits/token. Forcing the ablated model to use the original Engram-on expert choices made it worse still, at 0.3375 bits/token. Rerouting partially compensates for the missing memory. Memory features and expert selection work together, rather than following a clean “memory stores facts; experts reason” division. On the same CRUXeval, removing Engram during either phase reduced accuracy and increased generated tokens; removing it throughout produced the largest changes. Keeping Engram for prefill leads to more correct answers than keeping for decode likely due to semantically richer KV cache transferred to decode workers, allowing it to mitigate some of the performance loss. Engram’s table is large, but each lookup is small. DeepSeek-V4.1-Flash requests 24 rows at each of two Engram layers, about 12.4 KiB per processed token position across the model, or 3.1 KiB per GPU when split across four GPUs. Currently as of Day 7 since Model Release, MI355X is still 2-4x worse performance per dollar compared to B200 even when normalized by Mi355X’s lower TCO. Our full total cost of ownership breakdown comes from our AI Cloud TCO Model along with monthly market surveys of over 100+ gpu clouds & gpu cloud customers. On the Day 0 release of DeepSeekv4.1 Flash, NVIDIA vLLM works out of the box with zero issues across all 6 SKUs: H100, H200, B200, B300, GB200, GB300! This was thanks to the amazing work by the NVIDIA & Interact teams! In comparison, AMD vLLM did not work on day 0 for DeepSeekv4.1 Flash.Source: SemiAnalysis InferenceX AMD’s vLLM documentation points to using vllm/vllm-openai-rocm:deepseekv41-flash-0909, but from hour 0 of the model release to hour 23, AMD has not publicly released the image. AMD claims, “SPEED IS THE MOAT,” yet it has still not released it by the 23rd hour. We wish that, going forward, the AMD team has a better process for hour 0 model releases. Eventually when they did publicly release for “day 0” image support, performance-wise, it is currently up to 14.8x worse perf per dollar than H200 and up to 42x worse perf per dollar than B200/B300. The power of the CUDA MOAT is NVIDIA’s collaboration with its massive 6 million-developer community ecosystem including most of the vLLM & SGLang & Tokenspeed maintainers which means that CUDA is optimized on day 0. Overall, AMD did make significant improvements but the performance per dollar is still currently 2-4x worse than B200. AgentX Engram DRAM Offloading Improving Performance The HBM and DRAM offload use the same GPU kernel to select and dequantize rows. With HBM, it reads GPU memory; with Unified Virtual Addressing (UVA), it reads pinned host memory directly. Both support full decode graphs. Moving the table into HBM accelerates only the sparse lookup, leaving decoder computation and communication unchanged, resulting in little overall benefit while consuming memory otherwise available to KV cache. Another benefit of Engram offloaded to DRAM which means you can reduce the communication overhead by using less HBM GPUs per replica. For example, when enabling Engram offloading on B300, we are able to switch from TP4 to now TP2 which improves the pareto curve by up to 1.6x. When iso-model quality, less HBM is required as the engrams could be offloaded to host DRAM. Thus HBM bandwidth matters way more than HBM capacity. For inference workloads where memory bandwidth matters the most, 4-hi HBM provides the best $/bandwidth and therefore lowest cost per token. If China continues to make more and more revolutionary model architecture innovations, soon it could potentially 0Hi HBM stacks. [ ](https://newsletter.semianalysis.com/p/long-live-the-short-king-why-4-hi) [ Long Live the Short King: Why 4-hi HBM Wins ](https://newsletter.semianalysis.com/p/long-live-the-short-king-why-4-hi) Myron Xie, Bryan Shan, and 3 others · Sep 13 [ Read full story ](https://newsletter.semianalysis.com/p/long-live-the-short-king-why-4-hi) Moreover, on B300 and week-0 stack, moving the Engram table back to HBM did not improve results and stay within run-to-run variance. This is a result of the work optimizing DRAM offload, such as async, and overlap. SSD Offloading On B200, we created a unoptimized vLLM fork and stored the Engram tables in memory-mapped files on local SSDs. File backing lets the OS reclaim table pages when other applications need RAM. Pages already cached in memory can be served without reading the SSD again. Furthermore, note that we were unable to turn on GDS The unoptimized SSD implementation changes how rows reach the GPU. It copies row IDs to the CPU, deduplicates them, gathers the requested rows into pinned buffers, copies those rows back to the GPU and dequantizes them. This work runs between segments of the GPU execution graph. Native UVA performs row selection and dequantization directly on the GPU, avoiding the CPU round trip. A warm filesystem cache removes physical SSD reads, but leaves the coordination, row gathering and transfers. This is why a file already cached in RAM can still perform worse than a pinned DRAM table. The comparison measures the whole serving path; it does not separate the time spent on each of these operations. B200 DRAM dominates both measured SSD serving curves in total tokens per dollar and P90 interactivity. Near 125 tokens/s/user, DRAM delivers 121 million total tokens per dollar versus 52 million for SSD. For production serving, SSD offloading is likely not worth the tradeoff. On the B200 configurations we measured, SSD offloading loses on both measures: every observed SSD point has a DRAM alternative that delivers higher P90 interactivity and more total tokens per dollar. The only points where Cheaper storage does not automatically produce a cheaper inference service. Moving Engram to SSD leaves the same four expensive GPUs and the rest of the server in place. Reclaiming RAM only creates an economic benefit if it enables a cheaper server configuration or additional useful capacity. The current unoptimized path provides neither benefit, and the filesystem cache still consumes RAM when table pages are resident. Next we will look at the mechanisms and specific implementation of ngrams from DeepSeekv4.1 Flash, LongCat, Qwen3.8 Flash Next.
BNP Paribas Supports Research and Careers in Science
18/09/2026 - Discover our news on BNP Paribas Supports Research and Careers in Science - The bank for a changing world - BNP Paribas
A new report says Hampton Roads needs thousands of healthcare workers
Health care workforce leaders say some of the region’s smaller staffing gaps can be just as disruptive as lacking nurses or doctors.
Michigan voters really 'just want results' from Washington, says U-M political expert
Beyond the polarizing partisanship and rhetoric, most voters really just want results—and maybe some relief—from Washington.
Please Stop Conflating Sports Betting Handle With Spending On Entertainment
Editor’s note: The Cashout for paid subscribers will publish on Tuesday. Every September there’s a huge uptick in how much people bet on sports with the start of football season. Which means it’s time to get ahead of a ridiculous narrative before it picks up steam on social media or in mainstream media. Subscribe Every few months I see some version of this: [ Charlie Bilello@charliebilello Americans bet over $165 billion on sports last year, which is more than they spent on movies, books, concerts and sports tickets - combined. 1:00 PM · Jun 28, 2026 · 4.1M Views 258 Replies · 674 Reposts · 4.23K Likes ](https://x.com/charliebilello/status/2071217050328895935?s=20) Fortune published this in July. The headline and start of the story tell the same narrative (emphasis added): Gambling becomes America’s favorite pastime as Americans spend more on sports bets than movies, arts, museums, and music combined: The North American box office totaled $8.87 billion in 2025, which is still 22% below pre-pandemic levels. Recorded music revenue hit a record $11.5 billion. Live music like concerts and festivals brought in $18.51 billion. Meanwhile, book publishers tracked by the Association of American Publishers reported $14.6 billion for the year. And the U.S. museum industry generated an estimated $16.4 billion. Add it up and the total comes to roughly $70 billion, which is less than half what Americans wagered on sports. The story, to its credit, goes on to tell us why sports betting is entirely different, although people who only read headlines will miss that nuance. (The tweet above definitely skips over the nuance.) I will mostly be preaching to the choir here, but it’s worth saying out loud: Wagering money on sports is not the same thing as spending on entertainment from a financial perspective. When you spend money on a movie or concert ticket, that money is gone. You exchanged money for an experience. It’s a good trade! I get to have fun for “x” dollars. (Unless the movie sucks, I guess.) When you bet money on sports, the money is not necessarily gone every time you wager it. It could be gone, but sometimes it’s not and you actually get more money back! That’s not “spending” money or something you should try to compare directly to entertainment spend. A far better comp would be how much people lose at sports betting. That number was more like $17 billion in the US last year, at least for state-regulated sportsbooks. Why are we trying to equate handle and entertainment spending? I dunno. It makes for splashy headlines, I guess. Now, people should be betting for entertainment, and not because they expect to win in the long term; no doubt about it. Anyway, here’s hoping I don’t see people saying Americans “spent” hundreds of millions of dollars on sports betting this fall. Mindway AI and DraftKings Expand Responsible Gaming Drive with Launch of Gamalyze American Football In time for the NFL kickoff, Mindway AI has expanded its partnership with DraftKings to launch Gamalyze American Football the second title in the neuroscience-based Gamalyze Sports collection. Following the success of Gamalyze Football (soccer) during the FIFA World Cup, this gridiron-themed update replaces static questionnaires with immersive, stadium-inspired gameplay. Backed by 10+ years of Aarhus University research, Gamalyze evaluates real-time decision-making to deliver instant, unbiased player risk assessments. Integrated into DraftKings’ platform and nationwide activations, it engages fans when excitement peaks. Ready to upgrade your player protection? Contact Mindway AI to try Gamalyze Sports today. Gambling news roundup 🚨The important stuff 1st NFL Sunday of Season ‘Champagne-Popping Day for Bettors’ (Covers): “The first NFL Sunday of the season was a champagne-popping day for bettors, while the book was left cleaning up the corks,” Caesars’ head of football Joey Feazel said prior to the Sunday night game. “Caesars Sportsbook reported that Detroit’s Jahmyr Gibbs, Baltimore’s Derrick Henry, Indianapolis’ Jonathan Taylor, and Atlanta’s Bijan Robinson were among the top five most-bet players to reach the end zone, and all of them cashed tickets.” [ Ben Fawkes@BFawkes22 A @CaesarsSports oddsmaker on how Week 1 has gone so far: “The first NFL Sunday of the season was a champagne-popping day for bettors, while the book was left cleaning up the corks.” ➡️8 of 10 most popular anytime TD scorers cashed 1:31 AM · Sep 14, 2026 · 276K Views 16 Replies · 16 Reposts · 615 Likes ](https://x.com/BFawkes22/status/2099310001927995849?s=20) 🔍 Are we already getting a “customer-friendly results” narrative in Week 1? NFL Commissioner Roger Goodell spoke with CNBC about the prediction markets industry: “We think that there needs to be stronger regulations into the predictive markets,” Goodell said. “We want to see that to protect the integrity of our game. We want to make sure we’re protecting the consumers that are on those platforms for the NFL. So, we’re continuing to have conversations with them and talk to them about the things that we think they need to do to strengthen that so that they could be potential partners at some point in the future.” More on the NFL + PMs: [ Straight to the Point Quid Pro Quo The NFL has asked Kalshi and other prediction markets to remove certain easy to manipulate markets. Does a potential partnership hang in the balance… Read more 6 hours ago · 19 likes · Steve Ruddock ](https://straighttothepoint.substack.com/p/quid-pro-quo?utm_source=substack&utm_campaign=post_embed&utm_medium=web&embedding_publication_id=1472492) Kalshi was on my podcast?: Kalshi was on my podcast [ The Event Horizon Episode 32: Talking Prediction Market Enforcement With Kalshi’s Robert DeNault Kalshi? On my podcast? Yep… Listen now 5 hours ago · 6 likes · 1 comment · Dustin Gouker ](https://nexteventhorizon.substack.com/p/episode-32-talking-prediction-market-enforcement-kalshi?utm_source=substack&utm_campaign=post_embed&utm_medium=web&embedding_publication_id=1472492) DraftKings Enhances Responsible Engagement Efforts With New Customer Initiatives, Tools and Education (press release): DraftKings Inc. today announced a series of new initiatives designed to promote responsible engagement and increase awareness and use of the tools and resources to help customers make informed decisions and engage responsibly. The efforts include a new digital advertising campaign featuring Kevin Hart and Nick Jonas that promotes responsible engagement, a PGA TOUR sweepstakes that promotes customer engagement with responsible engagement features, the launch of Gamalyze American Football in collaboration with Mindway AI, and new custom cool-off options that give customers enhanced flexibility when choosing a cool-off period. The initiatives build on DraftKings’ commitment to making responsible engagement an integral part of the customer experience and providing players with accessible tools and resources that help them make informed choices about their gaming experience. “At DraftKings, responsible engagement is embedded in how we operate and is essential to building trust with our customers and our long-term sustainability,” said Lori Kalani, Chief Responsible Gaming Officer at DraftKings. “We’ve continued to invest in tools and resources that give customers enhanced access to information about their play and more choices for managing how they engage. From My Budget Builder and My Stat Sheet to player-set limits and new custom cool-offs, we’re continuing to evolve our approach while promoting awareness and use of the tools and resources available to help customers play responsibly.” … DraftKings is launching a new digital advertising campaign featuring Kevin Hart and Nick Jonas that continues the pair’s road trip and promotes responsible engagement and awareness of the tools and resources available to help customers make informed choices about their gaming experience and engage responsibly. The campaign was initially launched on Sep. 10th and will reach customers through digital channels, bringing responsible engagement messaging to fans in an engaging way. bet365 Launches “The Matchup,” a New Weekly Video Podcast Hosted by Super Bowl Champions Chris Harris Jr. and Emmanuel Sanders (press release): "bet365, a global leader in online sports betting and gaming, today announced the launch of “The Matchup,” a new weekly video podcast hosted by former Super Bowl Champions Chris Harris Jr. and Emmanuel Sanders. Featuring current and former NFL players, the original series marks a significant, intentional investment in football as bet365 works to become a go-to destination for U.S. bettors throughout the season. “The Matchup” premieres September 10, with new episodes released weekly in both video and audio formats. Full episodes will be available on YouTube, Apple Podcasts, Spotify and wherever podcasts are available, with clips and additional content rolling out across YouTube, X, Instagram, Facebook, Threads, and TikTok. The show is being produced by Last Row Digital Media. Each week, Harris and Sanders will be joined by guests from across the game to break down the biggest NFL matchups, unpack the latest league news and share perspectives that go beyond the box score. By bringing together two former players with distinct perspectives and firsthand experience, “The Matchup” will give audiences timely context and a deeper understanding of the teams, players and storylines shaping the week ahead. “Every great football conversation starts with a matchup—who has the edge, what everyone is overlooking and what could change the game,” said Chris Harris Jr. “Emmanuel and I have experienced the game from different perspectives, and we want the audience to feel like they are part of the conversation and leave every episode knowing more about the week ahead.” Today’s iGaming companies face new litigation threats as expansive consumer protection statutes spark lawsuits with sky’s-the-limit aspirations, sometimes backed by private funders. Clients of Ifrah Law have a staunch defender in Robert Ward – an agile litigator and case tactician who responds to the changing state of play with creative legal defenses and efficient case-closing strategies. Robert draws on federal clerkship experience and appellate defense work to advise iGaming clients on litigation exposure, white-collar risk, and regulatory defense across multiple jurisdictions. Read More: Robert Ward on Helping iGaming Clients Outmaneuver Lawsuit-Obsessed Adversaries 🔮 Prediction markets Update on legal action in Connecticut: [ Daniel Wallach@WALLACHLEGAL Connecticut says gaming service license holders which received subpoenas over sports prediction markets “are not under investigation” by the @CTDCP but may possess information that could assist the state “in evaluating the conduct of prediction market platforms.” 2:31 PM · Sep 13, 2026 · 844 Views 5 Likes ](https://x.com/WALLACHLEGAL/status/2099143914271670576?s=20) American Gaming Association Opposes CFTC Bid to Block New York Prediction-Market Enforcement (DeFi Rate): “The brief points to the Ninth Circuit’s Aug. 28 decision in KalshiEX LLC v. Assad, which the AGA says supports New York’s authority to regulate sports contracts as gambling. It also cites Kalshi advertising, product comparisons and reporting on Kalshi’s sports volume to argue that the economic product resembles a sportsbook wager more than a conventional financial hedge.” [ Daniel Wallach@WALLACHLEGAL AGA intervenes in CFTC v. NY case to oppose CFTC request for preliminary injunction, says the CFTC’s arguments “obfuscate a simple truth: prediction markets offer sports betting.” Highlights CA9 decision, @DustinGouker (6x), and $1.32 billion in OSB taxes for NY (0 from PMs). Daniel Wallach @WALLACHLEGAL High stakes hearing on Monday in CFTC v. New York State. If SDNY judge Lorna Schofield denies the CFTC’s motion for preliminary injunction, the New York AG would have a clearer path for securing a state court geofencing order against Kalshi, Coinbase, and Gemini Titan. 2:08 AM · Sep 13, 2026 · 4.78K Views 1 Reply · 2 Reposts · 8 Likes ](https://x.com/WALLACHLEGAL/status/2098957043474280584?s=20) Gaming Commission remains member of gambling council after questions raised over ties to Kalshi (Mass Live): “The Massachusetts Gaming Commission will not follow the leads of gaming regulators in Ohio and Michigan and drop ties with the National Council on Problem Gambling over its new association with Kalshi.” Sponsor’s messageTrusted Voices: Conversations About Betting is designed to equip adults, including parents and coaches, with tools and resources to talk to young people about gambling, including information on warning signs, risks and proxy betting. The program is led by retired professional basketball player Randy Livingston and his wife, basketball agent Anita Smith, who share their personal stories related to problem gambling, with the hope of preventing others from experiencing similar harms. Learn more and join the conversation here. 📣 Industry news Gaming M&A: Latest Mergers, Acquisitions and Deals (SBC Americas): “But what else is happening in the world of gaming mergers, acquisitions, investments, and partnerships? Here, we round up some of the news you might have missed.” BetMGM Named Official Sports Betting and Online Casino Partner of the Minnesota Vikings in Canada (press release): BetMGM, a leading iGaming and sports betting operator, announced a multi-year partnership with the Minnesota Vikings, naming it the Official Sports Betting Partner and Online Casino Partner of the team in Canada. The agreement gives BetMGM rights to use Vikings marks across approved sports betting, online casino and marketing activities in Canada. In addition, Vikings Big Kick LuckyTap™, a casino game by Design Works Gaming, is available now exclusively at BetMGM Casino in Alberta and Ontario. “Vikings fans bring a level of passion and loyalty that extends well beyond game day,” said Matt Prevost, Chief Revenue Officer at BetMGM. “As the home of one of the largest collections of sports-themed casino content in North America, BetMGM is uniquely positioned to combine sports fandom with iGaming. We are eager to start football season off strong with another fantastic partnership especially as we expand our reach in Canada to Alberta.” Martin Nance, Minnesota Vikings Chief Marketing Officer, said, “As we continue to deepen our connection with Vikings fans across Canada, we’re proud to welcome BetMGM as the team’s official sports betting and online casino partner in Canada. Their commitment to innovation and fan engagement aligns well with our organization, and we’re excited to create memorable experiences that celebrate Vikings football and connect with Canadian fans in new and meaningful ways.” Caesars Entertainment Launches Ball Rush Jackpots™ in New Jersey,the Latest Proprietary Online Title from Empire Creative™ (press release): Caesars Entertainment, Inc. (NASDAQ: CZR) (“Caesars”) today announced the launch of Ball Rush Jackpots™, a new ball-and-peg style online casino game developed by Empire Creative™, the Company’s in-house game development studio. Now live in New Jersey across Caesars Palace Online Casino, Caesars Sportsbook & Casino and Horseshoe Online Casino, Ball Rush Jackpots is expected to become available in additional jurisdictions where Caesars offers online casino gaming following regulatory approval. The title expands Caesars’ growing portfolio of proprietary online casino titles, following the successful launch of Ca$hline™ earlier this year and further diversifying the Company’s lineup beyond traditional slots and table games. Ball Rush Jackpots follows the traditional ball-drop gameplay experience where players drop a ball down a board filled with pegs to land in a prize slot. As balls navigate independently through a field of pegs, every drop creates new opportunities to collect feature symbols, unlock bonuses and pursue jackpots, delivering a different experience with every round. “Ball Rush Jackpots delivers a different kind of casino experience for our players, combining easy-to-understand gameplay with meaningful customization, exciting bonus opportunities and jackpot potential,” said Matthew Sunderland, Senior Vice President and Chief iGaming Officer at Caesars Digital. “As we continue expanding our proprietary content portfolio, we’re focused on creating games that are simple to pick up, rewarding to revisit and designed around the features players enjoy most.” Bally’s Corporation Secures New Financing to Support the Development of the Bally’s Bronx Project (press release): Bally’s Corporation (NYSE: BALY) (“Bally’s” or the “Company”) announced today that it secured new financing led by WhiteHawk Capital Partners, LP to fund further development of the Bally’s Bronx project and general corporate purposes. The new financing comprises closing date term loan commitments in an aggregate principal amount of $400 million and delayed draw term loan commitments in an aggregate principal amount of $160 million (together, the “Facilities”). … Bally’s Chairman of the Board, Soo Kim, commented, “This important financing allows us to progress the pre-construction planning process so that we are ready to complete the remainder of the capital raise and remain on schedule. Furthermore, the additional liquidity provides us greater flexibility for other capital opportunities.” WORLD JAI ALAI LEAGUE LAUNCHES CENTENNIAL SEASON AND ENTERS NEXT CHAPTER IN MIAMI (press release): The World Jai Alai League will open its 2026 fall season on Tuesday, September 15 at Miami’s JAM Arena, beginning a milestone season that marks 100 years since professional Jai Alai first arrived in Miami. Season X, the tenth season of the Battle Court team-based competition launched in 2022, will also be the first since entrepreneur and sports asset investor Rob Gough acquired the World Jai Alai League in August 2026. The acquisition marks the beginning of a new chapter for the league. World Jai Alai League will maintain the existing Battle Court competition and operating format, with Chief Operating Officer Scott Savin overseeing Season X. Gough and his team will use the coming months to listen to players and fans, evaluate opportunities across the league, and execute plans for a broader evolution of Jai Alai’s presentation, live experience, media, marketing and commercial strategy beginning in 2027. “This is a really unique moment for Jai Alai,” said Rob Gough, Owner of the World Jai Alai League. “We have a sport with more than 100 years of history in Miami, extraordinary athletes and incredible speed, but I also believe there is enormous untapped potential.” bet365 reveals most popular online slots in 3 US states in August (SBC Americas): “In its monthly Gaming Insights and Performance report, growing online casino operator bet365 tracks player trends and game performance in online slots across its North American online casino markets.” The Closing Line is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe
2026 Emmy Winners: The Complete List
From drama and comedy to limited series and variety, here’s all the nominees and every winner from the 78th Primetime Emmy Awards.
Zverev Doubles Grand Slam Tally As He Overpowers Shelton In U.S. Open Finals
The German tennis player’s triumph scuttled the chance for American men to put an end to their two decade Grand Slam drought.
Cache Valley League of Women Voters Meet the Candidates Night 2
The League of Women Voters of Cache Valley is hosting a Meet the Candidates Night on Friday. Watch the livestream here.
Cache County goes from election violations to ‘Excellence in Elections’
After a state review found multiple election law violations under the previous county clerk, the new administration has been recognized for improvements to Cache County’s election processes.
Future Of Jimmy Kimmel's Late-Night Show In Doubt Following Bombshell Report
A spokesperson for ABC said no final decision has been made about the future of the show.
Zhumabek Sarabekov, Director of Institute of World Economy and Politics under Foundation of First President of Republic of Kazakhstan: thanks to BRICS, voice of developing countries grows louder
Ahead of the BRICS Summit, the TV BRICS International Media Network and its media partners conducted a series of interviews with leading experts.
Retailers React: How has the weather impacted your business?
In this week's edition of Retailers React, we asked flooring dealers: To what extent has the weather impacted your business?
iPhone 18 Pro Chip Leak Indicates Major GPU and Memory Bandwidth Improvements
An alleged solder joint diagram for Apple's A20 Pro chip suggests the processor will deliver a number of significant upgrades, including a seven-core GPU, a wider memory interface, and a larger L2 cache for its efficiency cores. The claims come from a Weibo user who says the layout was reconstructed by mapping the chip's solder ball positions and overlaying them with die level images to sketch out where each block of the processor sits.
Entertainer Jaye P. Morgan Dies At 94
Morgan was one of the top female recording artists of the 1950s and later became a frequent talk show guest and game show panelist, infamously taking off her shirt on “The Gong Show.”
Caesars Entertainment sets shareholder vote on Fertitta buyout
Caesars Entertainment shareholders will gather inside a conference room at the Eldorado Resort in Reno next month to vote on whether to accept a $17.6 billion b
Stephen Colbert Shows Love To Jimmy Kimmel By Backing 1 Thing ‘We Can All Agree’ On
Colbert, in a rare public statement since his late-night departure, threw his support behind his friend in a sweet video.
Intel Diamond Rapids “Xeon 7” CPUs Feature 256 P-Cores, The Same Number of Cores As Top EPYC Venice, Also Pack 1.28 GB of Cache And 12,800 MT/s Memory Support
Intel's Diamond Rapids CPUs boast up to 256 P-Cores, 16-channel DDR5 support, and PCIe 6.0 for advanced AI applications.
John Oliver Riotously Rants At ‘Universally Annoying Problem’
The “Last Week Tonight” host took quite the shot at Taco Bell.
John Oliver Riotously Rants At ‘Universally Annoying Problem’
The “Last Week Tonight” host took quite the shot at Taco Bell.
AMD Ryzen 7 5800X3D 10th Anniversary Review
The AMD Ryzen 7 5800X3D 10th Anniversary Edition brings back the legendary CPU known for its revolutionary 3D V-Cache tech. At $340, it's a compelling option, especially if you already have an existing AM4 setup. As bonus, AMD includes a Carbice thermal pad for enhanced cooling, which we ran through 450 heat cycles to confirm performance.
How ‘Love Island USA’ is previewing the future of entertainment marketing
The show offers brands more than product placement by aligning partnerships with organic conversation.
Linux 7.2 debuts, Linus Torvalds says ‘new normal’ means he had to do it now ... or never?
Say hello to smarter use of caches to speed things up, and a very odd gaming controller. Say goodbye to some PCMCIA support
Macau’s Paradise Entertainment warns of likely US$10.5 million loss in 1H26 on satellite casino closure, lower gaming machine sales
Macau’s Paradise Entertainment has warned that it expects to record a HK$82.6 million (US$10.5 million) loss in the six months
Matthew McConaughey Says This 2003 Movie Still Brings Him The Best ‘Mailbox Money’
He added that it’s “probably my favorite rom-com that I’ve ever done.”
Standout 'Odyssey' Star Says She Hasn’t Worked In A Year — For A Pretty Enraging Reason
“There are other good actors out there,” Oscar nominee Samantha Morton said.
Anya Taylor-Joy Casually Roasts Male Actors For 1 Thing Some Of Them Do
Kristen Stewart and Natalie Portman would likely agree.
AI Is Making Cyber Scams Harder to Spot. Is Your Business Ready?
Hackers are getting more personal while AI poses new challenges
Ariana Grande Says She’s ‘Taking A Step Back From Visibility’
The singer and actress has faced backlash and concerns for her body image in the last few years.
Struggling With Balance As You Age? Experts Say There Might Be A Simple Solution.
People who were having trouble walking confidently said they saw improvement in just two weeks.
Helldivers 2 gets a Warhammer 40K crossover on August 12
The 'Castellan's Creed' Legendary Warbond brings Imperial Guard weapons and armor to PS5, PC, and ...
‘Practical Magic’ Star Speaks Out After Not Being Asked Back For The Sequel
Sandra Bullock and Nicole Kidman return as witch sisters in “Practical Magic 2,” but one of their best-known co-stars will be noticeably absent.
Sandra Oh Names 'Extremely Rare' Gift She Got During Her 'Grey's Anatomy' Days
“I was really very fortunate,” she said.
Sam Smith Makes Major Announcement About Their Love Life
The British singer-songwriter’s announcement comes just weeks before the release of their fifth studio album, “Hazel Eyes.”
Where science meets the sea
What if every yacht at sea could double as a scientific research vessel – quietly collecting critical data about the health of our oceans? The I...
Woman Who Inspired Nolan’s ‘Odyssey’ Says She Would Have Been ‘Ashamed’ To Have Written ‘Any Part’ Of It
Classics professor Emily Wilson’s translation inspired Christopher Nolan’s film version of “The Odyssey,” but she is not impressed with it.
Fertitta Entertainment counsel doubts Texas will legalize gaming, expects SCOTUS to favor state regulation
The general counsel and executive vice president of Houston-based Fertitta Entertainment cast doubt on Texas getting legalized gaming anytime soon and told Neva
This Korean Skin Care Ingredient Fills Wrinkles Like Magic
PDRN is the much-talked-about ingredient that boosts collagen, and yes, comes from the sperm of salmon.
Tom Holland Is The First Star To Hit This Unfortunate 'Hot Ones' Milestone
“You can use that!” Holland said to the crew after the mishap.
Emmy Rossum Finally Reveals The Truth Behind Her Shocking Exit From ‘Shameless’
The actor said she left the hit Showtimes series with “a lot of grief and sorrow.”
‘Seinfeld’ Star Apologizes For Filming ‘Inappropriate’ Sketch With Minor
Jason Alexander apologized after Stodden wrote on Instagram that her body “became part of an adult joke” during their 2012 skit when she was a minor.
Montclair State University Breaks Ground on $120 Million Interdisciplinary Science Building
State-of-the-art facility will create new science research and interdisciplinary collaboration spaces as Montclair continues momentum
'Kimmel' Guest Host Colman Domingo Trolls MAGA With Epic Melania Trump Reminder
The actor mocked right-wing outrage over the cast of “The Odyssey.”
Accel Entertainment expands Nevada c-store gaming footprint
Deal adds some 600 electronic gaming terminals to its Southern Nevada network.
Omnicom to merge Mediahub and Hearts & Science
Hearts & Science's Garrett O'Reilly will become UK chief executive of the merged global entity.
Tom Cruise Reveals Surprising New Look In Trailer For Movie About An Eccentric Billionaire
Check out the movie star’s wild new role in the upcoming black comedy starring Jesse Plemons and Riz Ahmed.
For Singer Judy Collins, A 'Farewell Tour' Doesn't Necessarily Mean 'Goodbye'
Despite the way her 50-city tour is being promoted, the singer admitted, “I’m always working, because I love to work, and it makes me feel happy.”
Fast food, fries, and science: Inside U-M’s lab studying cravings
Inside a tucked-away laboratory in East Hall at the University of Michigan, researchers recreated a fast-food restaurant—not to serve lunch, but to answer a question millions of people wrestle with every day: Why do people make different food choices in tempting environments than they intended?
Edelman appoints United Entertainment Group CEO Jarrod Moses as vice chairman
Moses will continue in his executive title at UEG in the expanded role.
‘SNL’ Cast Member Announces She’s Leaving The Show After 7 Seasons
“It’s really hard to leave SNL but it does feel like the right time,” she wrote.
AMD Ryzen 7 7700X3D Review
The AMD Ryzen 7 7700X3D delivers fantastic gaming performance thanks to 3D V-Cache. Priced at $330, it offers more FPS than the Intel Core Ultra 7 270K Plus, at a similar price point. Energy efficiency is impressive with low temperatures, making it an strong choice for gamers wanting high-tier CPU performance without breaking the bank.
AMD Ryzen 7 7700X3D 4.5 GHz "3D V-Cache" CPU Review: The Budget X3D Champ For AM5
AMD's Ryzen 7 7700X3D features 8 cores, 16 threads, 96 MB cache, & costs $329, offering strong gaming performance with 3D V-Cache technology.
AI is a business tool, not a threat to business
Kaye Whitener explains how AI can strengthen the flooring industry by supporting skilled professionals, not replacing them.
How Mick Jagger Strikes A Balance When It Comes To Politics In Music
The Rolling Stones rocker told the New York Times that he likes to sneak "small doses" of real-world issues into his songs but takes a different approach when it comes to concerts.
Smith Entertainment Group appoints new chief communications officer
Julie Kehoe, who was comms head for SEG subsidiaries the Utah Jazz and Utah Mammoth, has retired.
Munson Healthcare donates $225,000 to Grand Traverse Bay YMCA expansion
GRAND TRAVERSE COUNTY, Mich., (WPBN/WGTU) -- Munson Healthcare is contributing $225,000 to help expand the Grand Traverse Bay YMCA's West facility in Traverse C
The 2026 Emmy Nominations Are In — Here's Who Made The List
TV fans, it's time to get your binge on before the Sept. 14 ceremony.
Key Fertitta Entertainment executives on packed Nevada regulators’ agenda
Two high-level executives from Fertitta Entertainment, which has a deal to acquire Caesars Entertainment, will appear before Nevada regulators Wednesday as part
Paul McCartney Sings Beatles Song For The First Time In 62 Years At Taylor Swift's Wedding
The Beatle, as well as Stevie Nicks, reportedly performed at the couple's wedding.
The 7 Biggest Mistakes People Make In Their Wills, According To Estate Lawyers
These attorneys have seen it all, and they want you to avoid these costly legal and financial problems for your family's sake.
Ford Hypercar: V8 Roars to Life for the First Time Ahead of the 2027 24 Hours of Le Mans
The countdown has begun. Less than a year before its competitive debut, Ford Racing has given endurance racing fans their first thrill by revealing the soundtra
25 Movies That Perfectly Capture What An American Summer Actually Feels Like
Bask in the essence of summer with these essential seasonal picks.
Discover the Entertainment at Le Mans Classic Legend 2026
Le Mans Classic Legend (2–5 July 2026) transforms the 24 Hours of Le Mans circuit into a world where heritage, music, cinema, the French art of living and the a
Read Live Updates From The 2026 BET Awards
Cardi B, Doechii, Jill Scott, Kehlani and more are set to take the stage on culture's biggest night.
‘Handmaid’s Tale’ Star Shares The Text Elisabeth Moss Sent After Trump Won — And Fans Will Recognize It
The actor recalled texting Moss, “What are we going to do? This can’t be.”
Disgraced Actor's MAGA-Coded Movie Trailer Just Dropped — And The Plot Is WILD
"Run Hide Fight: Infidels" comes almost three years after Majors’ conviction for assaulting his then-girlfriend.