SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " trail " 1,260 found 🔀 AI-powered Shuffle
Watch the trailer for ‘Ghost in the Shell,’ the new anime adaptation coming to Prime Video 7 July
Bulls reportedly hiring Tiago Splitter as head coach as Chicago looks for fresh start
Splitter spent last season as the Portland Trail Blazers' interim coach
Requiem Creative Wins Multiple Golden Trailer Awards, Earns Clio Entertainment Honors, and Emerges as One of Entertainment Marketing’s Fastest-Rising Agencies
Rapidly growing entertainment marketing agency recognized across theatrical, streaming, television, gaming, music, and digital campaigns less than two years after launchLOS ANGELES, June 15, 2026 (GLOBE NEWSWIRE) -- Requiem Creative, the Los Angeles-based entertainment marketing agency operating within the Ramsey Theory Group portfolio, today announced a series of major industry accolades, including Golden Trailer Awards wins, Clio Entertainment finalist honors, and numerous nominations spanning
Juneteenth, Mumford & Sons, Westcott Art Trail: 18 things to do this week in CNY
A busy week in Central New York culminates with Father's Day and the first day of summer on Sunday.
Commentary: ‘Scary Movie’ cements Hollywood’s spoof comedy renaissance
When "Scream 7" arrived in theaters in February, the Ghostface turning heads wasn’t from the horror hit itself but from "Scary Movie." The trailer for the long-running parody series’ sixth
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
These Portland trail guides build community through science, education and whimsy
“Drag Me Outside,” where field biology meets fabulousness.
Call Of Duty Is Xbox's Biggest Blessing And Its Curse
The mega franchise seemingly had one of its worst years in recent history
Side-scrolling beat ’em up game The Walking Dead: Streets of Survival announced for PS5, Xbox Series, Switch 2, Switch, and PC
New publisher Trailmark Games and The Karate Kid: Street Rumble developer Odaclick Game Studio have announced The Walking Dead: Streets of Survival, a side-scrolling beat ’em game set in the …
Brad Pitt fights for survival in 'Heart of the Beast' trailer as fans say he's 'cooler' than younger actors
Brad Pitt stars as a former Navy Seal fighting for survival in Alaskan wilderness in the new thriller "Heart of the Beast," directed by David Ayer.
One of fall's coolest games has been delayed to October to avoid a September crush
Last Sunday, a trailer that aired during an online Xbox event showed Valor Mortis, an upcoming action game that re-imagines the age of Napoleonic wars as a conflict with the plague-ridden undead. It’s a first-person game that mixes Dark Souls-style combat with parkour—it’s from the developers of the acclaimed, fast-paced cyberpunk wall-running Ghostrunner games—and a setting like nothing else that’s out there. Valor Mortis’ trailer concluded with a release date: September 24. But by the time it aired, the teams behind the game knew that was no longer Valor Mortis’ release date. Days ago, they’d learned the hard way that September 24 would be untenable and that they’d have to change it. Today, they’ve announced a new one, October 13, after speaking to Game File about getting out of the bind they recently found themselves in. “When we picked September 24th, it looked like a very, very clear date,” Blake Rochkind, head of publisher Lyrical Games, told me during an impromptu interview on Monday in Los Angeles. “Very quickly it became not such a clear date.” Lyrical and development studio One More Level had a feeling the deate might need to change, Rochkind recalled. But they had to lock in September 24 “many, many weeks” ago. Really, though, who could know if that was the right call when they made it? “There were so many unknowns,” Rochkind said. “This was before Sony State of Play, before Xbox Showcase, before Nintendo Direct, before Summer Games Fest.” Then on Tuesday, June 2, during a PlayStation showcase held just five days before their planned release date reveal, things changed. “As soon as Control announced September 24th, we knew we were moving the date.” It wasn’t just the PlayStation showcase reveal of the release date for Remedy’s upcoming third-person thriller. There were others. And changing their own trailer this close to its airing, Rochkind would later tell me, wasn’t possible.
“Lioness” returns with explosive season 3 trailer: 'I'm scared for you'
The Taylor Sheridan series, starring Zoe Saldaña and Nicole Kidman, is back Aug. 2 on Paramount+.
Roundup: BREC millage / New gas pipeline / Screwworm in pets
Partnership backing: The Greater Baton Rouge Economic Partnership supports renewing BREC’s parks and recreation millage on the June 27 ballot, saying parks and trails are key to quality of life and economic growth. Leaders say the renewal will help maintain a valuable community asset while BREC undergoes a leadership transition. They emphasize the importance of […]
Is Six Flags Entertainment Corporation (FUN) A Good Stock To Buy Now?
Is FUN a good stock to buy? We came across a bullish thesis on Six Flags Entertainment Corporation on r/investing_discussion by Variant_Invest. In this article, we will summarize the bulls’ thesis on FUN. Six Flags Entertainment Corporation’s share was trading at $23.14 as of June 10th. FUN’s trailing and forward P/E were 17.57 and 1.00k respectively according […]
The Legend of Heroes: Trails from Zero and The Legend of Heroes: Trails to Azure for PS5, Switch 2 launch September 10
The PlayStation 5 and Switch 2 versions of Falcom-developed story RPGs The Legend of Heroes: Trails from Zero and The Legend of Heroes: Trails to Azure will launch on September 10, publisher NIS Am…
Brad Pitt and a dog take on wolves and the Alaskan wilderness in 'Heart of the Beast' trailer
In David Ayer's 'Heart of the Beast,' Brad Pitt stars as a former soldier who is fighting for survival in Alaska alongside his combat dog.
77-year-old Giants ball boy sparks one of the great MLB comebacks of all time with incredible diving play
The Giants scored 10 runs over the final two innings to complete an incredible 11-10 comeback after trailing 9-1, capped by a walk-off grand slam.
Bryce Eldridge's grand slam caps Giants' historical rally over Nationals
San Francisco became the first team in MLB history to win on a walk-off slam after trailing by eight runs in the eighth inning.
Square Enix Releases Final Fantasy XIV Online Switch 2 Gameplay Trailer
Early access begins this August
$500K trade show trailer stolen from Henderson business; owner asks public for help
Final Fantasy 14 receives first Nintendo Switch 2 gameplay trailer
We now have a good look at Final Fantasy 14 on Nintendo Switch 2 with a proper gameplay trailer. Square Enix announced a port of the game at the end of April during the Fan Festival. However, we didn’t really get a look at the Nintendo Switch 2 version at all. A few seconds of footage did appear during yesterday’...
Despite its trailer, Capcom says its Resident Evil - Code: Veronica remake is third-person and taking its cue from Resident Evil 2
Resident Evil Veronica's announcement trailer suggested there might be a significant shake-up in the remake, but that's seemingly not the case.
Kingdom Hearts IV Lights Up With A New Trailer
Sora's older, more mature, but just as colorful as he used to be
From Classroom to Racetrack: How Charlie Baur is Building a Motorsports Career in a Business Discipline
Charlie Baur can trace his racing story back to a Christmas morning in Michigan — the kind that starts with snow on the ground and ends with a throttle in a kid’s hands. “I remember being 3 years old and then for Christmas that year, my parents had gotten me a 120 cc snowmobile,” Baur said. Long before sprint cars, he was a Michigan kid on snowmobiles, dirt bikes, four-wheelers and jet skis — and a regular at car shows and races with his family. Photo courtesy of Charlie Baur That early exposure became a calling. At 12, he sat in a sprint car for the first time and knew he’d found the next chapter. He started in quarter midgets, moved to go-karts, and the day before he turned 16 — one day shy of the minimum age required by track insurance — he made his first sprint car start after convincing officials to let him race. Five years later, Baur is still pushing forward, now racing sprint cars on both pavement and dirt while pursuing an automotive business education at Northwood University — with a clear-eyed understanding that motorsports encompasses more than what happens under the lights on Saturday night. “It’s a business,” said Charlie, a 20-year-old who calls Fenton, Michigan, home when he’s not at a racetrack or at Northwood’s residential campus in Midland, Michigan. Photo courtesy of Charlie Baur Racing is the product — but preparation is the job To the average fan, race day begins around dinner time. For a team, race day can be a 12-hour shift — plus the work that came before it. And Baur’s racing operation is a family affair. “The team is my parents and myself,” he said, explaining they own the cars, maintain equipment and manage the business side — from sponsor relations to budgeting. On race weekends, the core group includes Baur and his parents (Eric and Stefanie), plus a couple of additional hands (Alex Photiou and Robert Flannigan) who help with the intensity and pace of trackside work. That structure has shaped how he thinks about efficiency and professionalism. “We’ve always kind of had the mentality of we’re never working on the car for maintenance at the track,” he said. “Our goal is to do as little work as possible to the car because it should be ready when that car rolls out of the trailer to go racing.” That mindset shows up in routines: bolt checks, tire procedures, safety equipment and a repeatable process designed to limit errors. “Once I fire the car up and put my helmet on, that’s when it’s go time,” he said. “You can plan as much as possible for how the race is going to play out, but until you take the green flag … you don’t know how it’s going to go.” Photo courtesy of Charlie Baur First-generation driver, student of the game In racing, “first-generation” matters — and Baur wears that label with pride. “A lot of the drivers are third or fourth generation,” he said. “My family has never been in motorsports. So for me, we’ve always looked at it as we’re new to it and we want to be as different as possible. From a marketing standpoint, it helps us stand out.” It also pushes him to seek out mentors — especially veteran drivers who have seen every scenario, solved every problem and won in multiple eras. Baur credits accomplished driver Jason Blonde, a 10-time champion, for becoming his driver coach and helping him develop as a competitor. “To me, learning from Jason helps me because he has had lots of success and knows what to do,” Baur said. “You have to humble yourself and say, ‘I don’t know what to do; can you help me out?’” That willingness to learn extends off the track, too. Baur says one of his biggest challenges is not a mechanical limitation, but credibility. “It’s my age,” he said. “Some people won’t take me seriously because I’m so young. Even though … I do know what we’re talking about and have a general idea.” His answer has been to out-prepare, out-communicate and treat the operation like a real enterprise — because it is. Photo courtesy of Charlie Baur Northwood’s role: Turning passion into a plan Baur is majoring in automotive aftermarket management and pursuing an accelerated path that pairs undergraduate study with graduate work. He’s also exploring how to align his studies with motorsports-focused coursework as Northwood advances related programs and pathways. He sees the value clearly: motorsports needs business-literate professionals who understand budgets, sponsorship, marketing, operations and long-term strategy — and who can translate between the language of the shop and the language of the boardroom. That’s why his Northwood experience isn’t limited to the classroom. He has been involved with the Northwood University International Auto Show and serves as motorsports chair — a leadership role that demands outreach, contracts, coordination and a steady professional demeanor. “There’s so much outside work that makes the auto show successful that people don’t realize,” he said. “And it is truly student led.” He’s also participated in industry experiences through Northwood at major events such as AAPEX, SEMA and PRI, along with other automotive networking events — opportunities he describes as a fast track to understanding how business really gets done. “You learn a lot in the classroom,” he said. “But if you learn it and you can’t apply it to the real world, it loses its value. Or if you learn it and can apply it, but you don’t know anyone, it is still of no value.” In his words, Northwood helps him win because it “gives me the tools to succeed” — including flexibility and faculty support as he balances travel and racing commitments with academics. Photo courtesy of Charlie Baur Racing as an ecosystem — and a talent gap waiting to be filled Baur is blunt about what he sees across the motorsports world: a deep bench of experienced professionals, and not enough young talent entering the pipeline. “I go to car shows, I go to these different events, and typically … the average age is between 45 to 55,” he said. “There’s not a lot of young people going into the motorsports world.” That reality reinforces Northwood’s communications focus: positioning motorsports not as a narrow lane, but as a wide ecosystem of business careers — sponsorship, logistics, data, media, leadership, hospitality and innovation — with real demand for prepared graduates. It also shapes how Baur talks to younger students who love racing but aren’t sure what their future looks like. “If you have a passion for motorsports, there’s gonna be a spot for you somewhere,” he said, emphasizing that driving is only one of many career paths — and that local tracks and hands-on experience are often the best first step. But if someone is interested in driving as a career path, it will take a team to make that happen. Baur’s team includes Stahl’s Motors and Music Experience, Rhino Racing, Randy Wise Buick GMC Chevrolet, Western Michigan Fleet Parts, Mother’s Polish, Schaeffer’s Oil, Hepfner Racing Products, Ameriguard Storage Centers, Justice Brothers, Race 1 Wraps, TBM Brakes, Behind Your Design, CharlieBaur.com and Northwood University. “There are so many people who invest not only in myself but in my race team and who believe in us to succeed,” he added. Pictured: Charlie Bauer’s sprint race car. Looking ahead: A headline worth chasing Ask Baur to imagine 2035, and he’ll give you two answers — one dream, one blueprint. “In a perfect world,” he said, “winning the Indy 500.” Realistically, he wants to build a life where business ownership and racing reinforce each other and where he can pay forward the help he has received by mentoring younger drivers, especially those trying to break into motorsports without a family legacy. “When I retire from full-time racing, I want to be able to provide the same opportunities that were presented to myself to the next generation of drivers,” Baur said. “I know how difficult it is to get your foot in the door.” For now, the focus is simple: keep building the operation, keep learning the business, and keep showing up prepared — because in sprint car racing, as in life, process matters. And once the helmet goes on? “It’s go time,” Baur said. Photo courtesy of Charlie Baur Learn more Students interested in motorsports careers — whether in competition, team operations, marketing, finance, sponsorship, data, or management — can explore opportunities through Northwood University’s Center for Automotive and Mobility Studies. For Charlie Baur’s latest motorsports adventures, follow Charlie_Baur and Charlie Baur Racing on social media. To learn more about Northwood’s Bachelor of Business Administration in Automotive and Mobility Studies and motorsports management concentration, visit www.northwood.edu/programs/automotive-mobility-studies/. Photo courtesy of Charlie Baur Pictured: Charlie Baur at Butler Motor Speedway on May 31, 2026. Share this page
Kingdom Hearts IV Gameplay Trailer Revealed, Will Launch Simultaneously On Consoles And PC
Yes, Kingdom Hearts IV will launch on Nintendo Switch 2.
Blue mushrooms, shy trees and glowing seas: Beaker Street Science Photography prize
The 12 finalists will be exhibited at the Tasmanian Museum and Art Gallery, including images of newborn fish, a native wasp and satellite trails across the night sky
Xbox Employee Responds To New Trailer Showing PS5 Logo For Gears Of War E-Day
"I can confirm this is not true"
The 13 Biggest Reveals During All Of Summer Game Fest 2026
From a new Spyro to our first real look at the Final Fantasy 7 remake trilogy's last installment, here's some of the biggest trailers from Summer Game Fest week
Lane Kiffin building momentum on the recruiting trail at LSU
The Tigers have had a slow start in Lane Kiffin's first full recruiting cycle, but after landing four commits in two days, things are picking up.
Colman Domingo stars in trailer for movie shot in 'every available' format — including new IMAX lens (exclusive)
Take an exclusive look at Colman Domingo and Abigail Breslin in the trailer for 'Chapter 51,' the upcoming movie that utilizes 'every available film format' — including one never used before.
WATCH: André Holland, Wendell Pierce, And Samira Wiley Star In First Trailer For ‘They Fight’
The upcoming Andscape film follows a reformed ex-con who finds new purpose mentoring young boxers in Southeast Washington, D.C.
Stage Tour ‘Developer Spotlight’ trailer, latest details
RedOctane Games has released new information, screenshots, and footage for its five-fret rhythm game Stage Tour, including the closed alpha setlist, a behind the curtain hands-on for fans, Gibson p…
Valheim receives Nintendo Switch 2 release date, new trailer
Valheim now has its release date on Nintendo Switch 2. Today, it was announced that the title arrives on September 9, 2026. You may recall that Valheim was confirmed for Nintendo Switch 2 during a Nintendo Direct. When Valheim comes to Nintendo Switch 2, this will be a part of the game’s proper 1.0 launch. A slew of details can...
Minecraft Dungeons II date announce
Minecraft Dungeons II has a release date, and it's September 28, 2026! Learn more about what awaits you and watch the animated trailer!
Castlevania: Belmont's Curse won't be on Nintendo Switch at launch
Konami and Evil Empire just set the release date for Castlevania: Belmont’s Curse today, but those interested in the Nintendo Switch version will need to wait a bit longer for the game. On most platforms, the title is coming on October 15, 2026. However, in the most recent trailer posted on Bilibili, Konami confirms that the Nintendo Switch version is...
State of Decay 3: Answering the Biggest Questions After the First Gameplay Reveal
Today at XBOX Games Showcase 2026, we got our first-ever look at gameplay for Undead Labs’ State of Decay 3 with their brand-new trailer, showing everything from open world exploration, multiplayer, settlement building, weapon crafting, and of course, some good old-fashioned zombie slaying.
Is Universal Health Services, Inc. (UHS) A Good Stock To Buy Now?
Is UHS a good stock to buy? We came across a bullish thesis on Universal Health Services, Inc. on r/ValueInvesting by Dynaheir-be. In this article, we will summarize the bulls’ thesis on UHS. Universal Health Services, Inc.’s share was trading at $150.12 as of May 28th. UHS’s trailing and forward P/E were 6.44 and 6.56 respectively according […]
Fable: Meet the Incredible Cast - Including the Villain Played by Hayley Atwell
Fable’s XBOX Games Showcase trailer revealed that Hayley Atwell will play the game’s villain, Isabel – but there’s far more to this brilliantly British cast list. Find out more inside.
Xbox Games Showcase 2026: All the news and trailers
Microsoft wraps up Summer Game Fest with its annual gaming showcase.
Is Hims & Hers Health, Inc. (HIMS) A Good Stock To Buy Now?
Is HIMS a good stock to buy? We came across a bearish thesis on Hims & Hers Health, Inc. on Valueinvestorsclub.com by Pridwen. In this article, we will summarize the bears’ thesis on HIMS. Hims & Hers Health, Inc.’s share was trading at $27.51 as of June 2nd. HIMS’s trailing and forward P/E were 57.14 and 58.82 […]
Things to do in the Loveland area on Sunday: Farmers market, Bike & Trails Day, Vet Connect, Crazy Legs 10K
The first Sunday farmers market of 2026, Bike & Trails Day, Vet Connect and the final Crazy Legs 10K are on the calendar for Sunday in Loveland.
Baton Rouge walkers of Camino de Santiago share stories of churros, chocolate, beauty and pain
The Camino de Santiago pilgrimage offers spiritual, social and physical challenges as walkers from around the world connect and search for meaning along the centuries-old trail in Spain.
Ro Laren Returns In ‘Star Trek: Shadow Frontier’ Horror Game Featuring Michelle Forbes
Watch the announcement trailer.
Stellar Blade Blood Rain Trailer Reveal Is Raising AI Alarm Bells
Some believe Stellar Blade: Blood Rain's reveal trailer includes elements that are 'very visibly AI slop'
Joy Crichlow: A Trailblazer in Minority Business Development Has Passed
Fern GillespieA pioneer in minority business development has died. For decades, Brooklyn resident Joy Crichlow was responsible for minority business owners achi
io9's Favorite Summer Game Fest 2026 Trailers
The Summer Game Fest showcase has come and gone for 2026, so we've put down our favorite trailers of the giant lot.
Sports’ most depressing team, plus the Knicks take a 2-0 Finals lead
The Pulse Newsletter 📣 | This is The Athletic’s daily sports newsletter. Sign up here to receive The Pulse directly in your inbox. Good morning! At least the weather is nice in Orange County today. Coming up: 🫠 The hopeless Angels 🏀 Knicks in the driver’s seat 🎾 A historic title bid Has your team ever had the second-worst farm system in baseball, sat in last place, trailed 7-0 at home against a team that lost 119 games a year ago, and then gone down more when your right fielder missed a fly ball with his glove and volleyed it over the wall with his head for a home...
Scientists map more than 200 years of nature's progress
Armed with trail cameras, artificial intelligence, and a powerful national research network, scientists are revisiting Lewis and Clark's legendary journey to see how America's wildlife has changed over ...
Super Yooka-Laylee Kart announced, first details and trailer
Playtonic just unveiled its next game, which is Super Yooka-Laylee Kart. The company says it’s planning the game for PC with other platforms to follow – we’d be shocked if Nintendo Switch 2 / Switch isn’t a part of the plan. Playtonic did tell us: “we absolutely love the Nintendo Switch and are die-hard Nintendo fans ourselves, so stay tuned...
Stellar Blade Follow-Up Blood Rain Announced, Trailer Has Some Eye-Opening Moments
This year’s Summer Games Fest brought a surprise in the form of a reveal of the next game from Stellar Blade developer Shift Up much sooner than. The game is Stellar Blade: Blood Rain and looks to continue on the high octane action delivered by the highly popular 2024 game. The game revealed in a...
Final Fantasy 7 Revelation Game Trailer Revealed, Matthew Mercer
"Final Fantasy VII: Revelation" has been revealed as the third and final title in the "Final Fantasy VII" remake trilogy.
Stellar Blade Bloodrain Revealed With Debut Trailer
Shift Up has announced Stellar Blade 2 alongside a debut trailer at Summer Game Fest 2026.
1666: Amsterdam from the Assassin's Creed creator finally has a release window
And you can play part of it now
The Blood of Dawnwalker trailer teases future of the series
Publisher Bandai Namco and developer Rebel Wolves have released a new trailer for open-world dark fantasy action RPG The Blood of Dawnwalker, teasing the future of the series.
PS5 RPG Dawnwalker Isn't Even Out Yet, But Its Modern Day Sequel Just Got a Crazy Teaser Trailer
The future is now
Blood Message ‘Hold Till Dawn’ story trailer
Publisher NetEase Games and developer 24 Entertainment Lin’an have released a three-minute story trailer for cinematic, single-player, linear story-driven action adventure game Blood Message,…
Every Xbox and PC game shown during Summer Game Fest 2026 — announcements, reveals, trailers, gameplay, and more
Xbox and PC players, here's an overview of everything Summer Game Fest 2026 had in store for you.
Destiny 2’s Last Trailer Ever Is Heartbreaking
The last trailer ever for Destiny 2 is out, barring some sort of miracle, and it represents a peaceful end to a game that should still be alive.
Tri-State distillery announces closure, blames declining business in area's downtown
The business opened in November 2018 and was inspired by Kentucky’s bourbon trail.
Brand new direct-feed Elden Ring Nintendo Switch 2 footage released
After much anticipation, Elden Ring Tarnished Edition received its release date on Nintendo Switch 2 yesterday, and now we have some direct-feed footage to follow up on that. What’s interesting is how little we’ve seen of the port so far. We got the announcement trailer for the reveal of Nintendo Switch 2 exactly one year ago, but that was it....
Experience the Excitement of The World’s Game in EA SPORTS FC™, Where History Is Playable
Fans worldwide can experience The World’s Game like never before with the latest international football update, available at no additional cost* in EA SPORTS FC™ 26 and EA SPORTS FC™ Mobile. Plus, fans yet to jump into the action in EA SPORTS FC™ 26 can pick up The World’s Game Edition to receive a Gold Starting XI Pack and three untradeable Player Picks. As the summer of international football begins, EA SPORTS FC™ brings fans closer to the drama, intensity, and passion of global competition with The World’s Game Update, available now at no additional cost in EA SPORTS FC™ 26 and EA SPORTS FC™ Mobile. History is playable in EA SPORTS FC™, as fans can play, celebrate, and engage with football culture across multiple modes in an experience inspired by the global game. EA SPORTS FC The World's Game Edition - Play Now WATCH THE WORLD’S GAME TRAILER FEATURING JUDE BELLINGHAM, ENDRICK, PEDRI, WESTON MCKENNIE, ZLATAN IBRAHIMOVIĆ, AND DAVID BECKHAM With 53 fully licensed national teams,
James Bond game 007 First Light sales estimated to have reached an impressive milestone a week after launch
The new James Bond game from Hitman developer IO Interactive seems to have been a big success. Does that mean we're going to get more of them?
Belinda Keiser brings South Florida trailblazer star power to CD 22 race
'I will fight alongside President Trump to lower costs for families.'
Michigan students see their film projects on the big screen
A theater in Royal Oak rolled out the red carpet for these young aspiring filmmakers, finalists in a contest to create their own movie trailers.
LEGO Batman: Legacy of the Dark Knight reveals Nintendo Switch 2 release date, new trailer
We’ve been wondering when LEGO Batman: Legacy of the Dark Knight would be heading to Nintendo Switch 2, and we now have that answer. Warner Bros. and TT Games just revealed that the game is heading to the console on September 18, 2026. LEGO Batman: Legacy of the Dark Knight just had its initial launch a couple of weeks ago....
Tom Steyer spent over half a billion trying to get into politics. So far, not so good
Steyer is trailing Democrat Xavier Becerra for the No. 2 slot for the November general election by about 250,000 votes.
Bush focuses on making Maine more business-friendly on the campaign trail
Republican candidate for governor Jonathan Bush is visiting businesses as part of his campaign and talking about the need to cut red tape to make Maine more business-friendly.
Wolverine Video Game Creators on Trailer, X-Men Cameos and Gameplay
The 'Wolverine' video game developers break down the new trailer, X-Men cameos, gameplay and more.
Wolverine Video Game Creators on Trailer, X-Men Cameos and Gameplay
The 'Wolverine' video game developers break down the new trailer, X-Men cameos, gameplay and more.
Control Resonant's release date revealed in bombshell Sony State of Play story trailer
More looks at what Dylan is up to floods the trailer, for our pleasure.
The New 'Marvel's Wolverine' Trailer Unleashes the Weapon
Insomniac Games used the latest State of Play to show 'Marvel's Wolverine' in all its brutal, mutant glory.
PlayStation State of Play June 2026: All the news and trailers
Stay up to date with all of Sony’s gaming announcements.
Indiana football lands commitment from 2027 safety Brady Scott
Indiana’s strong run on the recruiting trail continued on Sunday as the Hoosiers landed their ninth commitment in 2027.
Jet Set Radio leaker has leaked Sonic, Ace Attorney, Persona, Crazy Taxi, information
The insider who leaked the short Jet Set Radio trailer has returned with some new nuggets of information about key SEGA and Atlus franchises. These nuggets of information include the news that a new…
Local Business Spotlight: Loon Lake Lodge
When guests arrive at Loon Lake Lodge, they are welcomed by Andrea and Derek Hofeldt and their three boys into an atmosphere filled with outdoor adventure, family connection, and relaxation along the Gunflint Trail. From donut fishing and watermelon-eating contests to hydro bikes and quiet time by the lake, the Hofeldt family—who own and operate...
WTA mourns trailblazing sports entrepreneur Larry King
Long before the Original 9 changed the course of women's tennis, Larry King was helping Billie Jean King turn big ideas into lasting institutions -- from the WTA to World TeamTennis and beyond.
Stray Nintendo Switch 2 launch trailer - adventure game appears with upgraded with visuals, frame rate, 4K, and mouse controls
Stray has now made its way to Nintendo Switch 2, and along with that, we have a new launch trailer. This edition includes upgraded visuals, 4K, and improved frame rate, alongside mouse control. More information about the title itself can be found in the following overview: Lost, alone and separated from family, a stray cat must untangle an ancient mystery...
Everton quickfire end of season review
Everton's season feels like a mixed bag in all honesty and I was tempted to go with the 3-0 home win over Chelsea, as it was an emphatic performance and a real moment that Hill Dickinson Stadium felt like it was encapsulating the Goodison atmosphere. Trailing 1-0 at the break, James Garner was then booked quickly followed by a yellow for David Moyes. It started a feisty reaction much like those at Goodison Park when fans felt a sense of injustice.
Vomiting virus is spreading across most of the U.S.
Hikers along the Pacific Crest Trail in Southern California have been hit with norovirus, but they’re not the only ones suffering. Wastewater data shows high levels in many states.
Entertainment Marketing Firm Create Promotes Jonathan Gitlin to CEO
The company worked on campaign for 'Sinners,' 'Tron: Ares,' 'Only Murders in the Building,' and 'Lilo & Stitch,' among others, and has 16 nominations going into Thursday's Golden Trailer Awards.
Call of Duty: Modern Warfare 4 - First Details on the Next Epic Call of Duty Campaign
Infinity Ward has just blown the doors off one of the biggest video game reveals of the year with the announcement of Call of Duty: Modern Warfare 4 alongside its stunning reveal trailer.
IOI is 'keeping the British end up' in 007 First Light by switching out Americanisms to "reinforce the immersion"
Following earlier gameplay teaser trailers, developer IO Interactive has made some changes to the dialogue in 007 First Light.
A Deeper Look Inside Planet Zoo 2’s Announce Trailer
Planet Zoo 2's Game Director breaks down its announcement trailer to give us a taste of what to expect in this upcoming sequel.
‘My business is destroyed’: Landscape business owner seeking help to find stolen equipment trailer
Raleigh ranks No. 4 among large US metros for small business growth
The Raleigh-Cary metro area is a top large metro for small business performance, according to a new CoworkingCafe study, trailing only Miami, Austin, and Washington, DC.
'The Vampire Lestat': All the gory details about 'Interview With the Vampire's third season
Sam Reid's Lestat de Lioncourt is a rock god in the third season of 'Interview With the Vampire,' now titled 'The Vampire Lestat.' Get all the gory details (and watch its latest trailer) ahead of the season's debut next month.
Sony is offering up to 50 percent off some of our favorite PS5 games
Including the excellent Ghost of Yōtei.
Dragon Quest 12: Beyond Dreams reveals first trailer and details five years after announcement
After years of waiting, Dragon Quest 12 has finally resurfaced. Square Enix shared an update in celebration of the series’ 40th anniversary today. Dragon Quest 12 was revealed five years ago today. However, since that initial announcement, Square Enix has been keeping quiet on the game – we had yet to see it since then. It was originally known as...
Dragon Quest XII subtitle changed to Beyond Dreams, ‘Sneak Peek’ trailer
Square Enix has re-revealed the May 2021-announced Dragon Quest XII: The Flames of Fate under the new title Dragon Quest XII: Beyond Dreams. The original concept announced in 2021 has been scrapped…
Dragon Quest XII’s Development Was Restarted From Scratch And It Has A New Name And Trailer
The game formerly subtitled The Flames of Fate is no more as Square Enix reveals its new vision for the 12th mainline entry.
Palm Coast Welcomes the Big Buoys to Indian Trails Sports Complex
At the May 20, 2026, City Council Business Meeting, the Palm Coast City Council approved a Facility Use Agreement with Palm Coast Baseball LLC, allowing Baseball Field #2 at the Indian Trails Sports Complex to host collegiate baseball games as part of the newly established Orange State League.
Bari Weiss: Think For Yourself, Not By Yourself
When we launched The Free Press, the plan was simple: Tell the truth plainly, and let readers come to their own conclusions. I thought there would be a sizable enough group of people who would pay the cost of one coffee a month to read high-quality news and opinion journalism. But what happened next surprised even me. Yes, you came for the stories—for the investigations, essays, debates, interviews, podcasts, and arguments. But over the past few years, you also found one another. I’ve watched strangers become friends in the lobby before our debates. I’ve seen people trade numbers after live recordings of Honestly, launch businesses after Free Press dinners, fall in love after our meetups—even get married (!?), and say some version of the same sentence over and over again: I thought I was the only one. We live in the most connected age in history, and yet, millions of people feel isolated, alienated, politically homeless, and starved for real conversation. We have followers and no neighbors. Algorithms instead of interlocutors. Our social media feeds are like troughs, but what we really need is a table to gather around. The Free Press is a publication, yes, but it is also a gathering place for independent minds. So today, I’m thrilled to share our new investment in you. We are launching a new world of community experiences for our paid subscribers, designed to bring _Free Press_ers together online and in real life. Introducing Our Community Launch The Free Press Forum Our new digital home for paid subscribers, the Forum, is now live. This is where _Free Press_ers can meet, debate, recommend, organize, joke, argue, and converse like civilized people. Imagine that. This is not social media as you know it. No bots. No algorithmic rage bait. No performative nonsense. Just smart people talking to one another. Inside the Forum, you’ll find conversations on the things our readers already care about most: the issues of the day, recommendations (books, music, travel), work and networking, parenting, dating, and where to find your people—online and in real life. Jump in! Introduce yourself and join the first conversations in the Free Press Forum here. You’ll also find announcements from us (paid subscribers are first to hear!) and our writers, hosting regular Ask Me Anythings (AMAs)—live conversations where subscribers can ask questions, push back, and continue the discussion beyond the page. This Thursday, subscribers can chat with our brilliant reporter, culture vulture, and co-founder Suzy Weiss. Friday, I’ll be lending you Nellie Bowles, queen of TGIF, to answer subscriber questions live. Read more about The Forum directly from Nellie here. The Free Press Supper Club The best part of being a _Free Press_er is meeting other _Free Press_ers. So we’re inviting you all to dinner to do just that. It’s part salon, part blind date, part old-fashioned dinner party. Here’s how it works: You answer a short questionnaire. We match you with a small group of _Free Press_ers in your city. We send you to a great restaurant. You show up for supper. The rest is up to you. Your next best friend, co-founder, or future spouse may already be waiting at the table. Learn more and sign up here for our first Supper Club in 12 cities in three countries taking place on June 18. Don’t see your city? Raise your hand if you’d like a Free Press Supper Club near you. Yes, St. Louis—we hear you. The Free Press Retreats and Excursions We’re also building something new for 2027: immersive experiences for Free Press readers who want to continue the conversation trailside, poolside, or around a fire long after dessert. The Free Press Retreat will be an intimate long weekend built around big ideas, outdoor adventure, great meals, and the kinds of discussions that happen when curious people spend meaningful time together. Bring your spouse, your parents, your children—or come on your own. Free Press Excursions will take us farther afield: curated trips with Free Press writers and contributors exploring places that help explain the world we live in, from the battlefields of Gettysburg and Normandy to the Vatican in Rome. We’ll share more details this summer. If you’d like an early look when these experiences open for registration, show your interest here.**A Note to Our Subscribers** These new offerings exist because of our paying subscribers. If you’re already one: Thank you. You built this. And you keep us going. If you’ve been reading us for free and wondering whether to join, this is a very good time. For a short while only, we’re offering a rare 20 percent discount for you to join our community as a paid subscriber. You’ll unlock everything we publish, plus exclusive access to our members-only Forum, Supper Clubs, and more insider perks. Thinking for yourself shouldn’t mean thinking by yourself. See you there. —Bari
Cyclists and business owners push for trail improvements in Chesterfield
Many subdivisions have their own trail networks, but they aren’t interconnected.
007 First Light Review So Far
Confident and charismatic, James Bond's long-awaited return to games is the best since GoldenEye.
Raise a glass: Ohio debuts Hard Cider Trail
Those 21 and older can pick up the Ohio Hard Cider Trail passport at more than a dozen participating cideries.
'Persona 4 Revival BGM' Registered on NexTone Music Copyright Database
An new entry has appeared on a music copyright management database for 'Persona 4 Revival' BGM implying that it may shortly feature in a trailer
Today's NYT Strands Hints (and Answer) for Tuesday, May 26, 2026
If you’re looking for hints and answers for Tuesday, May 26, 2026 with the theme “On the nature trail,” read on.