SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " rfa " 1,327 found 🔀 AI-powered Shuffle
Arman Tsarukyan urges UFC to cut former title challenger
Arman Tsarukyan is urging the UFC not to allow one of its former title challengers to step into the octagon again. As the dust settles on a historic night at the White House, several key talking points have surfaced. Most are directed toward fighters at the top of the bill, with questions being ...
2026 Governors’ Health and Human Services Policy Advisors Institute
Health and human services policy advisors from states and territories across the country gathered in New Orleans for NGA’s annual HHS Policy Advisors Institute. Over one and a half days, advisors shared priorities, surfaced common challenges, and learned from peers on topics ranging from healthcare affordability to child welfare, SNAP administration, and the use of […]
Steam Machine one step closer to launch as benchmarks surface online, here’s how it compares to the Steam Deck
We can now have an early look at some Steam Machine benchmarks after results were uploaded to Geekbench, suggesting reviews are underway.
Microsoft’s new Surface Laptop and Surface Pro upgrade to Snapdragon X2 and start at $1,499
Roughly two years after the last generation debuted, Microsoft is today unveiling its new Surface Laptop and Surface Pro models,...
The Microsoft Surface Laptop 8 and Surface Pro 12 now come with Snapdragon X2 chips
New colors and high prices.
Steam Machine reviews may be underway as two new Geekbench listings surface
Valve's Steam Machine was once again spotted on Geekbench with two separate listings, suggesting that reviews may be underway.
Video of Patriots rookie Gabe Jacas training surfaces amid controversy
With Gabe Jacas' contract status still in question, the rookie second-round pick is preparing away from the team for the 2026 season.
Sonic Frontiers: Definitive Edition Switch 2 Box Art Surfaces Online
Sonic's birthday takes place later this month
Revised charter aims to give more sports a place on Fairfax County Athletic Council
Changes to membership on the Fairfax County Athletic Council could give a seat at the table to representatives from a wider array of sports. The Fairfax County Board of Supervisors on June 9 approved the body's first significant charter change since 2004, slightly adjusting slots on the 23-member council. Approved by supervisors unanimously and without
Reflecting On Business Services & Supplies Stocks’ Q1 Earnings: Interface (NASDAQ:TILE)
As the craze of earnings season draws to a close, here’s a look back at some of the most exciting (and some less so) results from Q1. Today, we are looking at business services & supplies stocks, starting with Interface (NASDAQ:TILE).
An ancient piece of the moon found in Africa hints at a long-ago collision that turned the lunar surface molten
A meteorite shows evidence that an ancient crash on the moon 3.5 billion years ago was so powerful, it turned the surface molten.
Campaign Early Access Now Included in Modern Warfare 4 PS5 Pre-Orders
Play one week early from 16th October
World Cup 2026: How Scientists Helped Engineer The Perfect Soccer Field
Ahead of the largest World Cup in history, researchers spent years testing grasses and stadium conditions to create consistent playing surfaces across climate zones.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Steam machine reportedly sent to reviewers as embargo date and package contents leak
According to a new leak, the first Steam Machine review units may already have been shipped to reviewers and content creators. The rumored review embargo date and possible package contents have also surfaced.
How 30 Billion Pokémon Go Scans Became a Military AI Tool for Drone Warfare
30 billion images from Pokémon Go players have been used to train an AI model, now being adapted by Vantor for US military drone navigation.
Notion Is Migrating to SwiftUI, Apple Confirms at WWDC
Apple this week confirmed that Notion is migrating its user interface to SwiftUI, citing the app's desire for greater performance and UI consistency than its existing web-based stack can deliver. Notion is a productivity app that combines notes, documents, databases, and project management tools in one place. Users can create pages containing text, tables, kanban boards, calendars, and more, and organize them in a flexible hierarchy.
Resurfacing to begin Monday on SH-33 Business Spur in Rexburg
Construction will eliminate street parking in the area work is occurring and happen mostly through the night as crews create a smoother ride through Rexburg.
iOS 27: All the New Health and Fitness Features
Apple was rumored to be working on an AI health service, but it was scrapped well before the iOS 27 beta came out. It could resurface in the future, but for now, there are a handful of health and fitness changes in the update. Design Apple redesigned the Browse section of the Health app, and it now uses a card-style interface instead of a list. It is more colorful and easier to see the different categories.
Cleve Moler, Who Unlocked the Power of Computing for Millions, Dies at 86
He built interfaces that allowed engineers, scientists and everyday people to solve difficult problems without having to write the underlying code.
Scientists reveal surprising mechanism behind Venus flytrap’s rapid snap
Intricate tests show hair-trigger detection causes cells on outer surface of leaf to soften, prompting closure
‘She slept in the hallway on a lawn chair’: how Bettina’s astonishing art outgrew her Chelsea Hotel room
The reclusive figure spent decades filling every surface of her apartment at the legendary New York hotel with artworks that rose in teetering piles. Some are now on display for the first time in Glasgow
An ancient whale graveyard in the Indian Ocean teems with life
Located up to 23,000 feet below the surface of the southeastern Indian Ocean, the site spans the largest area and is so far the deepest and oldest found.
Lab-created 'moon' rock could help scientists interpret lunar data and explore how water might form on the moon
The moon may look unchanged from afar, but its surface is constantly reshaped by microscopic impacts and a steady stream of particles from the sun, a process known as space weathering. Now, Georgia Tech ...
Simu Liu defends Hudson Williams against 'massive hate campaign' after resurfaced photo sparks backlash
Marvel star Simu Liu has spoken out in defense of 'Heated Rivalry' star Hudson Williams amid backlash after an unverified photo of him as a teenager with a swastika drawn on his forehead surfaced online: 'The internet is insane.'
Wix Brings the Wix Headless Business Backend to Stripe Projects
Wix Brings the Wix Headless Business Backend to Stripe Projects Wix Headless now lets developers and AI agents provision a complete Wix business backend directly from the Stripe Projects command-line interface (CLI) Wix Headless now lets developers and AI agents provision a complete Wix business backend directly from the Stripe Projects command-line interface (CLI) NEW YORK - Wix (Nasdaq: WIX) today announced that it has been named a provider in Stripe Projects, connecting the Stripe Projects co
AI in Health Care: The Governance Gap
Artificial intelligence is no longer a future concept in health care; it is already shaping documentation, triage, utilization review, patient
macOS 27 Finally Brings Direct Touch Control to Sidecar
Apple has added direct touch input to Sidecar with macOS 27 Golden Gate and iPadOS 27, allowing users to tap and interact with macOS interface elements using a finger on their iPad for the first time. Previously, Sidecar was deliberately limited as a touch interface.
Dennis Arfa Inducted by Billy Joel into the Long Island Music and Entertainment Hall of Fame
Induction part of 2-day Billy Joel Symposium Event Stony Brook, NY — Music Executive Dennis Arfa, Billy Joel’s longtime booking agent and chairman of the Music Division at Independent Artist Group, was recently inducted into the Long Island Music & Entertainment Hall of Fame (LIMEHOF) by LIMEHOF Inductee Billy Joel himself at a special ceremony at their Stony Brook Village location (97 Main Street). The induction was part of the 2-day ‘Billy Joel Symposium’.
FIFA World Cup 2026: The science behind perfect football pitches
From sand‑based soils to underground heating, explore the mechanics of playing surfaces for the FIFA World Cup.
Tennessee baseball lands transfer Brody Trosclair from Northwestern State
Tennessee baseball landed its second transfer of the offseason when Northwestern State transfer pitcher Brody Trosclair committed to the Vols.
watchOS 27 Features Dynamic App Grid, New Gesture Control, and More
Apple today unveiled watchOS 27, featuring a redesigned dynamic app grid, new gesture controls, and a raft of usability and battery improvements. The new dynamic app grid surfaces and rearranges five apps based on context and usage. Users can simply tap the bottom center icon to go to the rest of their apps. A new tap gesture lets users select a widget in the Smart Stack by tapping their index finger and thumb together once, allowing interaction even when the other hand is occupied.
tvOS 27 Drops Support for Two Apple TV Models
The upcoming tvOS 27 update that was previewed today drops support for two Apple TV models. The two Apple TV models that are compatible with tvOS 26 but not tvOS 27 are the Apple TV HD from 2015 and the Apple TV 4K (1st generation) from 2017. tvOS 27 is compatible with the Apple TV 4K (2nd generation) and newer, according to Apple's documentation. tvOS 27 features a redesigned Podcasts app, smoother app launches and animations, support for larger text across the interface, and more.
Science beneath the waves: how NOAA Research studies our global ocean
Join us for World Ocean Month as we dive in for a look at the innovative science NOAA Research is conducting from the ocean’s surface to seafloor.
Billy Joel inducts Dennis Arfa into Long Island Music and Entertainment Hall of Fame
Billy Joel inducted his longtime booking agent Dennis Arfa into the Long Island Music and Entertainment Hall of Fame for his 50 years of industry impact.
Summer Travel Plans Soured by War-Linked Airfare Hikes
Flying got more expensive after the U.S.-Israeli war with Iran caused a huge dent in global oil shipments. Hawaiʻi travelers are rethinking vacation plans.
Scientists lose critical climate record as ocean observatory will go dark under Trump funding cuts
A portion of one of the most ambitious ocean monitoring networks ever built will go dark this month when scientists board a research vessel and motor off the Oregon coast to pull a research buoy from deep out of the Pacific. The buoy 80 meters below the water's surface will…
The Essence of Irregular, Unconventional, and Political Warfare: Solving Complex Political-Military Problems and Creating Dilemmas for Adversaries
“The essence of irregular, unconventional, and political warfare is not violence. It is strategy."
Call of Duty: Modern Warfare 4's Gritty Extraction Mode, DMZ, Gets First Gameplay
Call of Duty: Modern Warfare 4's extraction mode, DMZ, has been revealed with an extensive first look.
‘Strength doesn’t mean silence’: Men talk mental health at Jacksonville field day
On the surface, it looked like a day of friendly competition, laughter, and games. But organizers say a Men’s Mental Health Awareness Field Day held in Jacksonville was built around a much deeper mission: breaking the silence surrounding men’s mental health.
I saw the Surface Laptop Ultra at Computex and it's clear: Microsoft has gone beastmode
The flagship laptop announced at Computex 2026 will feature Nvidia's new RTX Spark chip with up to 128GB of unified memory.
Los Alamos Faith And Science Forum Announces New Series June 10
BY MORRIS PONGRATZ For 2026, the Los Alamos Faith and Science Forum invite you to examine issues at the interface of faith and science on Wednesdays from June 10 to August 12. After a light dinner …
Billy Joel attends longtime booking agent Dennis Arfa's induction to Long Island Music and Entertainment Hall of Fame
Legendary music agent Dennis Arfa, agent to Billy Joel, inducted into Long Island Music and Entertainment Hall of Fame
Billy Joel was there to show support for his long time friend.
Ramtech VP of Business Development Kelly Williams to Speak on Modular Construction Benefits in Panel Discussion at 2026 InterFace Houston Multifamily Conference
Ramtech Building Systems, Inc., a leading design-build provider of permanent and relocatable modular building solutions, today announced that Vice President of Business Development Kelly Williams will serve as a panelist at the 2026 InterFace Houston Multifamily Conference. The one-day event takes place June 9, 2026, at The Briar Club in Houston, Texas, and will bring together multifamily developers, owners, investors, architects, contractors, and other industry professionals to examine trends s
Modern Warfare 4's DMZ Started As A Very Different Idea
Infinity Ward explains how DMZ evolved through years of iteration, beta feedback, and lessons from extraction shooters.
Tiny X-ray telescope could unlock the Moon's hidden chemistry
A lightweight new X-ray telescope could finally give scientists something they’ve never had before: a complete chemical map of the Moon. Researchers used detailed mission simulations to show that a compact telescope orbiting the Moon could identify key elements across the entire lunar surface, helping reveal how the Moon formed and evolved.
Breaking News: NFL Franchise To Move To New State (Report)
The NFL has learned that one of their historic franchises will officially have a new home. The bombshell news surfaced on Friday morning and has gone viral throughout the league. The NFL has not seen a team move locations since 2020 (the Raiders to Las Vegas) and 2016 (the Rams to Los Angeles). Now, there […] The post Breaking News: NFL Franchise To Move To New State (Report) appeared first on Gridiron Heroics.
JWST Measures Mass Of Most Distant Dormant Black Hole – Shattering Previous Record By 15 Times
JWST and gravitational lensing allowed scientists to resolve an area in the distant universe equivalent to looking at a "coin on the surface of the Moon."
World Cup anticipation reaches the center of the Brazilian rainforest
In the heart of the Brazilian rainforest, residents and shop owners are feeling the World Cup anticipation. As residents decorate Rua 3, a street in downtown Manaus, an open-air party sends the sounds of Brazilian music wafting through the air. Oversized flags representing the 48 qualifying nations in the soccer tournament are painted on the surface of the street, while the same flags, crafted of paper and string, form a canopy overhead.
Graham Platner to hold Maine rally with Rep. Ro Khanna as scandals shake up campaign
Maine Senate hopeful Graham Platner is hosting his first major campaign event since media reports surfaced that he previously exchanged sexually explicit text messages with several women while he was married
Free Summer Entertainment Series returns with varied lineups despite reduced budget
The Fairfax County Park Authority has unveiled event lineups for this year's Summer Entertainment Series, which will feature more than 100 outdoor concerts, movie screenings and other free diversions. Kicking off with Springfield Nights at Burke Lake Park and Arts in the Parks at Frying Pan Farm Park on June 24, the 2026 offerings won't
Wilmington Startup IQExit Targets a Blind Spot in Business Succession Planning
Wilmington startup IQExit is aiming to change the way banks prepare for business ownership transitions by surfacing exit signals years before a company is sold. At its core, IQExit is an advisor-in…
Former primary rival resurfaces to challenge scandal-plagued Graham Platner in Maine Senate race
Maine Gov. Janet Mills reminds voters she remains on the ballot after suspending her Senate campaign, as rival Graham Platner faces mounting scandals.
Satellite science: FSU research increases accuracy of high-resolution ocean surface measurements
Florida State University research published today in Science Advances demonstrates a new framework for predicting the motion of kilometer-scale underwater
US economic activity and inflation both up in recent weeks, Fed survey shows
U.S. economic activity increased a bit in recent weeks, employment was little changed, and the fallout from higher energy prices due to the war in the Middle East was pervasive, the Federal Reserve said on Wednesday, two weeks before Kevin Warsh convenes his first policy meeting as head of the U.S. central bank.
Unannounced JoJo's Bizarre Adventure: Eyes of Heaven R surfaces, will be on Nintendo Switch 2 and Switch
JoJo’s Bizarre Adventure: Eyes of Heaven R hasn’t been announced yet, but Bandai Namco appears to be working on the game – and it looks like we’ll be seeing it on Nintendo Switch 2 as well as Switch 1. Lots of games get leaked through classification databases, and the same thing has happened yet again. JoJo’s Bizarre Adventure: Eyes of...
A first look at Microsoft’s Surface Laptop Ultra and Surface Dev Box
Microsoft has focused on performance, battery life, and display for its Surface Laptop Ultra.
Browns GM Andrew Berry explains decision to trade Myles Garrett
Cleveland Browns GM says Rams made the best offer for Myles Garrett.
From atomic chaos to custom materials
Argonne researchers show how a class of 2D materials called MXenes can be designed atom-by-atom by tuning composition, atomic order and surface chemistry, opening paths to better materials for energy storage, electronics, shielding and biomedicine.
Eagles get bad news on 2026 first-round draft pick
The Philadelphia Eagles have endured a difficult 48 hours. Just one day after trading star wide receiver A.J. Brown to the New England Patriots, the organization received more unwelcome news when reports surfaced that first-round pick in the NFL Draft,…
Doubling Down on Suno, the Platform for Creative Entertainment
Suno is making creation itself a form of entertainment and is just scratching the surface of this new mode of human expression.
Report: Arsenal keen on move for Bundesliga star
Arsenal Tracking Nathaniel Brown as Left Flank Options ExpandArsenal’s transfer strategy has often centred on versatility, technical quality and players capable of thriving in multiple roles. That i...
WATCH: Dem senators excuse Platner's conduct at crisis huddle with embattled Maine candidate
Democratic senators express confidence in Maine Senate candidate Graham Platner despite alleged sexting scandals and resurfaced online posts controversies.
Microsoft Build 2026: Everything Microsoft is Unveiling Today Live
We're attending Microsoft's annual Build Conference in person, covering all the Windows announcements, demos, and surprises. AI is sure to be a huge focus, and we might get some more details on the latest Surface hardware. Stay tuned for all the Build news as it happens.
The Nvidia RTX Spark Era Starts Here: Hands On With Microsoft's Surface Laptop Ultra
Microsoft's new flagship Surface is the poster child for Nvidia's agentic-AI-first laptop platform. Here's what we learned from our first encounter with the hardware.
Microsoft Build 2026: the 7 biggest announcements
A Surface dev kit, an OS for AI agents, and more.
Microsoft's Surface RTX Spark Dev Box will handle tougher AI workloads
Microsoft is making a Surface AI dev desktop for people who don't want a laptop.
Microsoft created the mini Surface dev box that Qualcomm couldn’t
The Surface RTX Spark Dev Box is designed for local-first AI development.
iPhone 18 Pro Battery Capacities Allegedly Leaked
Battery capacities for Apple's upcoming iPhone 18 Pro have allegedly surfaced, and the numbers suggest only a modest increase over the iPhone 17 Pro. According to prolific Weibo-based leaker Digital Chat Station, Apple is testing the iPhone 18 Pro with different battery capacities for the China and U.S. versions of the device, similar to last year's iPhone 17 Pro models. The Chinese model is said to have a roughly 4,056 mAh battery, while the U.S.
Bruins Have RFA Options to Address Right-Shot Defenseman
The Boston Bruins want to add this summer. They said they want more speed, skill, and a No. 1 center, […] The post Bruins Have RFA Options to Address Right-Shot Defenseman appeared first on Boston Hockey Now.
iOS 27: What We Know About the New Siri App
iOS 27, iPadOS 27, and macOS 27 will include a standalone Siri app for the first time, providing a dedicated space for interfacing with Siri. Siri Chatbot Apple needs a Siri app because Siri is turning into a chatbot. Siri will work like ChatGPT or Claude, able to pull information from the web to provide answers to questions. Siri will be integrated into iOS, iPadOS, and macOS at the system level, and can draw on device information.
NASA’s Dragonfly Flight System Faces Heat
In preparation for the journey to reach the surface of Saturn’s largest moon, Titan, the heat shield for NASA’s Dragonfly mission completed thermal-structural
Infinity Ward sneakily offers first look at Modern Warfare 4 multiplayer gameplay, and apparently it's all about movement now
Modern Warfare 4 has shown off multiplayer for the first time, and there's a major emphasis on movement that even Infinity Ward's harshest critics didn't expect
How to watch 'Love Island' U.K. from the U.S. today
'Love Island' has resurfaced for the summer. Are you ready to dive in?
Insights from Dževada Garić, Professor of Political Science
In our latest Speaker Spotlight, Dzevada Garic, highlights the role of journalism in matters of interfaith coexistence.
Microsoft debuts Nvidia-powered Microsoft Surface Ultra laptop
Microsoft is trying again to redefine the PC for the AI era.
OpEd: Let DTLA Do the Work for More Housing - Los Angeles Business Journal
I live and work in downtown Los Angeles. Daily, I pass vacant storefronts, empty historic buildings and surface parking lots where residential towers
Wearable headband combines AI and mindfulness to alleviate car sickness
A novel brain–computer interface uses mindfulness to shift the attention of passengers and relieve even severe car sickness.
The Surface Laptop Ultra is the most powerful Surface yet, thanks to NVIDIA's RTX Spark
Microsoft's Surface Laptop Ultra is basically a MacBook Pro clone (that's powered by NVIDIA's RTX Spark).
AMD Bundles Carbice Ice Pad with Ryzen 7 5800X3D
Carbice, a U.S.-based developer and supplier of next-generation carbon nanotube thermal interface materials (TIMs) and high-performance cooling solutions, today announced that the Carbice Ice Pad is shipping with the relaunched special edition 10th Anniversary AMD Ryzen 7 5800X3D chip. The bundle br...
Microsoft Surface Laptop Ultra announced with NVIDIA RTX Spark chip
Microsoft's new Surface Laptop Ultra gets NVIDIA RTX Spark 15-inch Surface uses NVIDIA's Arm-based PC processor. Microsoft has revealed the Surface Laptop
Call of Duty: Modern Warfare 4 invites you to "keep the receipts" as it fights to be a more "authentic", "grounded, and transparent" shooter experience
Call of Duty: Modern Warfare 4's community team insists players can "keep the receipts" as it fights to remain "authentic to what Modern Warfare is".
You’re an ‘Avatar in a VR Game,’ Scientist Claims—Meaning Reality Isn’t What It Seems
Donald Hoffman’s interface theory claims space-time may be more like a VR dashboard than reality itself—and some physics may point the same way.
New solar desalination breakthrough makes fresh water without toxic brine
Scientists have developed a solar desalination system that turns seawater into drinking water without creating environmentally damaging brine. Special laser-textured metal panels use sunlight to evaporate water while automatically moving salt deposits away from the working surface, preventing clogging. The process was successfully tested with water from three oceans and can recover nearly all salts as solids. Those leftover materials could even become a source of valuable lithium for batteries.
A quantum metasurface breakthrough could finally close the terahertz gap
Researchers have developed a compact quantum detector that makes terahertz radiation much easier to detect. A specially designed metasurface funnels incoming energy into tiny active regions, greatly strengthening the electrical signal produced. The approach boosted efficiency by roughly 20 times compared to earlier designs and could pave the way for more practical THz devices in healthcare, communications, and scientific research.
‘Love Island USA’ Cast Member Dismissed Ahead Of Season 8 After Videos Surface Of Contestant Using Racial Slur
A Love Island USA cast member has been dismissed from the reality dating show just days ahead of its eighth season premiere following resurfaced videos in which the contestant used a racial slur. Vasa...
Call of Duty: Modern Warfare 4 will fix something players hated years ago
Movement should feel a whole lot better in Call of Duty: Modern Warfare 4
Infinity Ward Vows Modern Warfare 4 Stays Grounded, Slams Door on Lady Gaga, Nicki Minaj and Omni-Man Skins
Infinity Ward dumped a lot of information on Call of Duty: Modern Warfare 4 all at once on Thursday, May 28. Among the reveals, the studio also shared that cosmetics and collaborations won't betray the game's grounded atmosphere, unlike in other recent installments. On the studio's X account, they tweeted: Every aspect of Modern Warfare 4 is anchored in the game's narrative. Every feature, every decision needs to feel authentic to what Modern Warfare is, and that includes cosmetics and collabs. We're committed to keeping it grounded and transparent, and we want to hear from you on what you'd like […]
Scoop: First Windows PCs powered by Nvidia chips to debut next week
The chips will appear in Microsoft Surface computers and PCs from other manufacturers.
Chinese scientists create ‘kill-them-all’ algorithm for drone warfare
Smart web identifies objects as friend, foe or terrain, meaning drone swarms can hunt even when communication is jammed and vision blocked.
Scientists develop 'smart paint' that reflects 97% of sunlight and could reduce AC use during heatwaves
As heatwaves become more frequent and intense around the world, scientists are exploring new ways to keep buildings cool without increasing energy consumption. Researchers at the University of Sydney, working with startup Dewpoint Innovations, have developed a nano-engineered coating that reflects up to 97% of sunlight and stays significantly cooler than conventional surfaces.
Rayman Origins: Enhanced Edition leaked, first details and screenshots
Rayman leaks are springing up all over, and now one has happened for the unannounced Rayman Origins: Enhanced Edition. The title has surfaced over on the Xbox store. Ubisoft calls it the “definitive experience” with “4K resolution, 60 FPS, and modern enhancements, including new quality-of-life features.” The full description is as follows: When the Glade of Dreams is overrun by...
Microsoft teases new Surface hardware and ‘a new era of PC’
The teasers point to Computex and Build announcements next week.
Europa may not vent water into space after all
The debate could reopen in 2030 when NASA’s Europa Clipper spacecraft gets the closest view of the icy moon’s surface.
SOCOM chief says military must 'creatively destroy' old training
The top special operations leader says the military must cut outdated training to prepare troops for drones, electronic warfare, and future conflicts.
What’s next for Microsoft’s Surface PCs?
The future of Surface looks like a much smaller lineup of devices.
“Sets an entirely new benchmark for portable, affordable audio interfaces”: SSL just released its cheapest audio interface yet
The SSL 1 is a 2-in/2-out device that comes at a very tempting price
Call of Duty: Modern Warfare 4 - First Details on the Next Epic Call of Duty Campaign
Infinity Ward has just blown the doors off one of the biggest video game reveals of the year with the announcement of Call of Duty: Modern Warfare 4 alongside its stunning reveal trailer.