SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " fold " 1,373 found 🔀 AI-powered Shuffle
How Elite Sports Coaches Make High-Pressure Decisions
Drawing on interviews with 11 elite coaches across major U.S., European, Australian, and New Zealand professional sports leagues, the authors show that high-pressure decisions aren’t a single “formula” but a set of practices that unfold before, during, and after pivotal moments—and translate directly to business leadership. Top coaches combine disciplined preparation with emotional control and social awareness during crunch time and accountability and continual system improvement after the fact.
Samsung drops first official Galaxy Z Fold 8 teasers, ‘New Shape, New Joy’ [Gallery]
With less than a month to go, Samsung is kicking off its train of Galaxy Z Fold 8 teasers with...
Samsung hits restart with a viral marketing campaign ahead of the Galaxy Z Fold 8, Flip 8
Social media accounts were wiped; now the clues roll in.
Galaxy Z Fold 8 comparison shot shows massive height difference between phones
At this point, it’s clear that Samsung is planning to launch a Galaxy Z Fold 8 Ultra and Z Fold...
Computer scientists develop a new AI tool that rivals AlphaFold 3 in mapping RNA
The method, called RNAbpFlow, was described in a study published on June 30 in Nature Methods, among the most selective journals in computational life sciences.
Samsung's new wide foldable phone revealed in leaked images
The same source also posted photos of the Galaxy Z Fold 8 Ultra and Z Flip 8.
Samsung’s Galaxy Z Fold 8 series colors look stunning as official cases leak [Gallery]
While we’ve yet to get clean renders of the Galaxy Z Fold 8 series, a new leak shows off Samsung’s...
Exclusive: First look at the Samsung Galaxy Z Fold 8, Z Flip 8, and Z Fold 8 Ultra (a.k.a. 'Fold 8 Wide')
Samsung is gearing up for a big reveal of its latest foldable smartphones at the upcoming annual Unpacked event in July, and it's slated to officially
Samsung Galaxy Z Fold 8 Wide Gets New Confirmation Before Launch
Samsung's Galaxy Z Fold 8 Ultra won't have a privacy screen, but it will get a charging upgrade as new filings show. Here's what we know.
Samsung’s confusing ‘Galaxy Z Fold 8 Ultra’ name is basically official in latest leak [Gallery]
Samsung’s new Galaxy Z Fold 8 series is set to include two devices, the Fold 8 and the Fold 8...
Jamie Foxx, Daughter Anelise's Duet During Kehlani's 2026 BET Awards Performance Will Warm Your Heart
Jamie Foxx and daughter Anelise Bishop, 17, played piano and guitar while Kehlani performed "Folded" at the 2026 BET Awards June 28 at Los Angeles' Peacock Theater.
Samsung Galaxy Z Fold 8 Gets Disappointing Display News Before Release
Samsung's Galaxy Z Fold 8 Ultra won't have a privacy screen despite it being a key Galaxy S26 Ultra feature. Here's what that means for the phone's price ahead of launch.
Galaxy Z's days are apparently numbered: Accessories point to a very unusual name for Samsung's iPhone Ultra competitor
At first, it was called the Galaxy Z Wide Fold or the Galaxy Z Fold 8 Wide, then—according to generally reliable sources—simply the Galaxy Z Fold8. Now a fourth name has surfaced for the compact and wider iPhone Ultra alternative, that Samsung will unveil on July 22 alongside the updated Galaxy Z Fold 8 Ultra. However, as authentic as these images seem to be, there are doubts.
Galaxy Z Fold 8 Release Date: New Details Before Samsung Launch
Samsung's Galaxy Z Fold 8 Ultra launches at Unpacked London on July 22. Here's what we know on specs, colors, storage options and release date ahead of Unpacked.
What Apple Just Confirmed About the iPhone 18 Pro and Ultra
Apple has confirmed the foldable iPhone Ultra and iPhone 18 Pro for fall 2026. Explore the new A20 Pro chip, variable aperture cameras, and premium designs.
Mountain lions changed everything in this tiny California preserve
A surprising ecological makeover unfolded when mountain lions began frequenting a small preserve south of San Francisco. Deer activity dropped, plants recovered, and shifts among predators like coyotes, bobcats, and foxes followed. The study shows that powerful “trophic cascades” aren’t limited to remote wilderness—they can happen in small, suburban preserves too.
Why the Samsung Galaxy Z Fold 8 Ultra is Breaking the Internet
Discover the leaked specs and design details of the upcoming Samsung Galaxy Z Fold 8 and Z Fold 8 Ultra ahead of their July 26 unveiling.
iPhone 18: Everything We Know About Apple's Biggest Updates
Rumors about Apple's next flagship phones point to a new foldable, a variable-aperture camera, improved battery life and, yes, higher prices.
Final Countdown: Save Up to 44% On These Prime Day Smartphone Deals by Samsung, Google, Motorola, and More
Need a new Pixel, Galaxy, or Razr? Hurry and grab your next flagship, foldable, or flip phone for a fraction of the price while these Prime Day smartphone deals last!
New iPhone Ultra report has new pricing and release timing info
Apple’s highly anticipated foldable iPhone is launching this fall, but a new report today claims you might have to wait...
iPhone 18 Pro and Foldable iPhone Tipped to Get Price Hikes Too
Apple's iPhone 18 Pro lineup and its first foldable iPhone will launch at higher prices than originally predicted this September, according to several known Chinese leakers.
Apple orders 9x fewer display panels for the foldable iPhone Ultra than for the iPhone 18 Pro
Reportedly, Cupertino orders "only" 10 million panels for its first-ever foldable phone.
Android 17’s new foldable gaming mode could make flippy phones more fun
A whole half of your screen will be dedicated to touch controls.
Samsung Reportedly Starts OLED Panel Production for Apple’s First Foldable iPhone
Apple reportedly cleared Samsung Display to make OLED panels for its first foldable iPhone, with hinge issues still shaping launch timing.
Prime Day Smartphone Deals Are Live: Save Up to 44% on Samsung Foldables, Google Pixels, Motorolas, and More
These are the Amazon Prime Day smartphone deals actually worth buying, featuring editor-approved picks from Samsung, Google, Motorola, and more.
Galaxy Z Fold 8 release date leaks, hands-on impressions make ‘Ultra’ seem pointless
Continued Galaxy Z Fold 8 leaks are revealing more and more about Samsung’s upcoming foldable series, this time including some...
How should European scientists respond to the US AI kill switch?
Earlier in June, Europe’s worst fears of technological dependence were confirmed when the White House ordered the AI firm Anthropic to stop non-US citizens using its leading models. This kill-switch moment crystalised anxieties in Brussels that the continent, lagging the US on the creation of leading-edge AI models, is now a technological of vassal of Washington. The shock has specific implications for European scientists and universities. Some governments are now worried that with AI being integrated into labs, Donald Trump now has his finger hovering over an off switch for European science. “Having restrictions on this tool, it can have an impact on our own research,” said France’s research minister, Philippe Baptiste, at the VivaTech conference in Paris on June 18.Baptiste, himself a former academic, said that colleagues in mathematics had recently warned him they were now cut off from leading-edge US models, risking their work. “This model is not available anymore now because of the US restriction, and for the first time this had an impact on mathematics,” a field where large language models (LLMs) are making a significant contribution, said Baptiste. So, should European scientists avoid relying on US models in the future? Or would this be a self-harming overreaction? And how is AI being used in science, anyway? What happened?On June 12, it emerged that Washington, citing cybersecurity concerns, had ordered Anthropic to stop non-US citizens using two models: Claude Mythos 5, and Claude Fable 5, a version of Mythos but with guardrails to prevent abuse. Anthropic said Washington’s concerns were overblown. But forced to follow the order, yet with no way to check who was using the models, the company suddenly shut down access for everyone, US citizens included. There’s still no agreement on how to restore broad access. But last week, Bloomberg reported that select US companies, and the US government, still had access to Mythos despite the ban, but the EU’s cybersecurity agency Enisa had been shut out. Class division of researchersIn the longer term, access outside the US should be restored, said Marcel Salathé, co-director of the AI centre at the Federal Polytechnic School of Lausanne (EPFL), because a permanent restriction would be financially ruinous to US AI firms. “Even Trump will eventually budge to economic pressure,” he said.However, US AI firms might end up operating rather like banks, doing due diligence on users of their leading-edge AI models, he went on.European scientists are unlikely to fall foul of such checks, he said. But having a Chinese postgraduate in their lab, or doing a type of research the US disapproved of, could potentially result in access being denied. “It will create a sort of class division of researchers,” he said. More than frontier modelsHowever, successfully deploying AI in science is about far more than just having access to leading LLMs such as Mythos.Instead, many science-specific tools, most famously Alphafold, which predicts protein folding structures, require “far less” computing power to train than frontier models, well within the capabilities of European supercomputers, according to a recent analysis by the Arq Foundation, a Brussel-based AI think tank. Instead, tools such as Alphafold are possible because certain fields, like protein folding, weather prediction or astronomy, have large, clean, standardised datasets that can be used to train predictive models. Rather than compute, “data is the central constraint for AI for science,” the report says. For example, a less powerful physics model trained on CERN’s data “will be more valuable than the best model without certain data,” said Bengüsu Özcan, author of the report. European advantage?Europe could therefore steal a march by using its scientific data and infrastructure to create models US digital giants cannot. “They might actually match or go even beyond what these big [US] companies are doing,” said Özcan.Indeed, some European start-ups hope to create automated testing labs to create the kind of standardised data that could speed up the discovery of new materials. Materials scientists say there’s currently too little data to train models. AI scientistsHowever, even if the bottleneck for AI in science is often data, rather than compute, being at the mercy of the US for LLM access could still become a problem for European scientists. A new class of “AI scientists” based on leading LLMs is also emerging, Özcan’s report says.Unlike domain-specific tools like Alphafold, these try to automate day-to-day scientific work, by providing an overarching tool that coordinates specific models to synthesise existing literature, generate hypotheses or run analysis of data. The problem for Europe, however, is that these tools are sometimes based on US leading models. Google Deepmind’s AI Co-Scientist, for example, is built on Google’s Gemini LLM. Systematic failureThese scientific automation tools are still in their early stages, and still exhibit “systematic failures on scientific tasks,” Özcan’s report says. One of the problems is that the messy, day-to-day process of scientific discovery is largely not documented, meaning LLMs don’t have a good source of data to learn how scientists actually work. Meanwhile, some tasks, such as literature synthesis, don’t typically require access to leading edge models.However, the performance of AI scientific assistants could improve as companies such as Google pour resources into developing them. Rely on US“Unfortunately, for scientific assistants, there is not much we can do right now except rely on US frontier AI,” said Antoine Bosselut, a natural language processing expert based at EPFL. Chinese-built open models, which can run on local computers, lessening the risk of a shutdown, are touted as one alternative to US dependence. There’s also Mistral, once seen as Europe’s main AI hope, but the Paris-based company has seen its recent models fall behind in performance. But the Chinese alternatives are generally not as capable as US frontier AI models, said Bosselut, unless paired with fiddly, custom tools that allows them to act as independent agents. “Most scientists do not have the time,” he said. Don’t jump ship yetAlthough the kill switch moment is seen a warning shot for European scientists, it doesn’t mean labs should abandon US AI tools immediately. “I do not think the right response is simply to abandon US-based models and systems under the banner of sovereignty or independence,” said Mattias Björnmalm, secretary general of the Cesaer university association. “That would be an overreaction.”Related articlesEuropean sovereignty in AI requires ‘ugly trade-offs,’ say experts Robotic lab start-up makes case for €500M EU-funded materials testing facilityAI in science: is it useful? Instead, European researchers need to ask themselves whether they’re becoming dependent on technology that could be turned off in Washington, said Özcan. “They might not see this today, but they should really start asking this question,” she said. European researchers need a plan B, said Salathé. “I would recommend to every researcher, very proactively explore alternatives.”Own toolsIn addition, Björnmalm and others want European research institutions to develop their own scientific AI tools.Instead of signing AI deals with US digital giants, European universities should be using this money to create their own models, which may end up being superior for research, said Sabine Leonelli, an expert on the use of AI in science at the Technical University of Munich. “Universities in Europe seem to be happy to sign commercial contracts with US companies on the assumption [their AI tools] are better,” she said. But US frontier LLMs are typically opaque, and have been developed without independent scientific input, she said. “This is not good enough for science.”Last year, Swiss researchers released Apertus, an LLM designed to be completely transparent, from its development methods to its training data. The idea is that this makes scientific tools built on top of the model far more reproducible than with closed, commercial alternatives.“Europe needs more of this: serious capacity-building that gives researchers, universities and companies credible options,” said Björnmalm.
iPhone Ultra 2 already given go-ahead, iPhone Air 3 not, says leaker
We may still be waiting for the launch of the iPhone Ultra, but a leaker with a decent track record...
iPhone Ultra 2 Gets Green Light for Development, Says Leaker
Apple's second-generation foldable iPhone has officially been given the go-ahead for development, a prominent Chinese leaker claimed today. In a post on Weibo, the account known as Digital Chat Station said that the "iPhone Ultra 2 project" has been formally approved, and that the second book-style device will likely use the same display as the first-generation model expected later this year.
Multi-wavelength spin dynamics of defects in hexagonal boron nitride
Light: Science & Applications - Different excitation wavelengths strongly influence the spin dynamics and photophysics of single spin defects in hexagonal boron nitride, enabling a threefold...
Galaxy Z Fold 8 Release Date: Samsung Devices Get New Confirmation
Samsung's Galaxy Z Fold 8 Ultra, Z Flip 8 and Watch 9 series have been cleared for U.S. launch, confirming the July Unpacked release date is on track.
Galaxy Z Fold 8 Ultra picks up a display upgrade to really show what Samsung can do
Samsung is introducing a display upgrade for the Galaxy Z Fold 8 Ultra to really sell that 'Ultra' moniker to you.
Galaxy Z Fold 8 wallpapers leak, and I hope the phone’s colors look half as good
A new leak has revealed the alleged wallpapers Samsung is bringing to the Galaxy Z Fold 8, with everything lining...
Foldable iPhone 'Ultra' Set for Production in July Despite Hinge Issues
Apple's rumored foldable iPhone "Ultra" is expected to begin mass production at the end of July, according to a new report by The Elec. Although some recent reports suggested the book-style device could be delayed due to hinge-related issues, the Korean outlet's sources indicate that Apple is still targeting a September launch as planned.
iPhone Ultra 3D-printed hinge problems reportedly solved
Talk of a delayed launch for the upcoming iPhone Ultra now seems to have faded away, with all recent reports...
Governor Moore Announces Tenfold Expansion of Funding Database in Maryland Community Business Compass
Governor Moore Announces Tenfold Expansion of Funding Database in Maryland Community Business Compass
Prime Day Smartphone Deals Are Live: Save Up to 44% on Samsung Foldables, Pixels, Motorolas, and More
These are the Prime Day smartphone deals actually worth buying, featuring editor-approved picks from Samsung, Google, Motorola, and more.
While Mainers still reeling from health insurance hikes, insurers propose more
Kennebunkport resident Kristin Fuhrmann-Simmons saw her family’s health insurance costs increase ten-fold after Congress last year failed to extend pandemic-era tax credits for plans purchased on the marketplace. Next year, she’s facing another potential 20% increase, this time due to a proposed hike by her insurance provider. “I didn’t know that the cost of care […]
Here's the Galaxy Watch 9 in Full, Before Samsung Even Announces It
Next month, Samsung is expected to hold its Unpacked event, where we typically see several new foldable devices. And we typically get a couple of new
Galaxy Z Fold 8 Ultra gets a couple of unique colors as more details leak
It will be interesting to see what Samsung plans to offer to differentiate the Galaxy Z Fold 8 and Galaxy...
Apple's Foldable iPhone Could Lose Almost $1,300 in Value in First Year, Study Suggests
A new resale value study suggests that a $2,000 foldable iPhone could lose as much as $1,292 of its value within its first 12 months on the market, based on current foldable depreciation trends. The estimate comes from SellCell, which analyzed the 12-month resale performance of flagship smartphones from Apple, Samsung, Google, Motorola, and OnePlus.
Buying an iPhone Ultra could be an expensive experiment
If you are planning to buy an iPhone Ultra to find out how useful it is in practice, with the...
What Owners Say Is The Biggest Problem With Foldable Phones
Some of the things people don't like about foldables are the durability of the hinge, the subpar battery life, and the strange aspect ratio.
Apple Will Equip The Outer Panel Of The iPhone Ultra With Samsung’s Cutting-Edge, Natively 10-Bit M16 OLED, While Retaining The Older M14 OLED For The Inner Screen
Apple is adopting an atypical, two-pronged display strategy for its upcoming foldable, tentatively dubbed the iPhone Ultra.
The Torture Chamber of British Politics Crushes Its Latest Prime Minister
Keir Starmer becomes the sixth Prime Minister over the past decade to resign, surrendering to the U.K.’s manifold problems.
Apple Approves Production of OLED Panels for Foldable iPhone
Samsung Display has received Apple's approval to begin module production of OLED panels for Apple's first foldable iPhone, according to a report today from TheElec. Citing industry sources, the report says Samsung Display has started operating part of its back-end production lines in Vietnam to fulfill an initial order of around three million panels scheduled for delivery this year.
Sony files DualSense login patent for PSN: an extra security layer
On May 21, 2026, Sony filed a patent called “Controller-Driven Video Game Console Login.” It describes a PlayStation Network sign-in system that would
Nobel-winning AlphaFold pioneer leaves Google DeepMind for Anthropic
John Jumper, a key member of the team at Google DeepMind for nearly a decade, is decamping for Anthropic.
From Hyde Park to the White House: how Barack Obama's political rise unfolded
Gurman: Apple AirPods with built-in camera may arrive in late 2027
The AirPods are said to debut alongside the second-gen iPhone foldable. Back in May, a report claimed that Apple had entered the final stages of...
RideShare's Third Annual Bike Month Business Challenge Expands Community Impact Fivefold
FOR IMMEDIATE RELEASEJune 17, 2026RideShare's Third Annual Bike Month Business Challenge Expands Community Impact FivefoldCHARLOTTESVILLE, VA — RideShare, a program of the Thomas Jeffe
The foldable iPhone Ultra just leaked in full in this new video, with iOS 27 code backing it up
Plus a long-overdue feature that may cost you more to unlock.
Samsung Galaxy Z Fold 8 Ultra: The Foldable We’ve Been Waiting For
Recent FCC filings confirm the upcoming Samsung Galaxy Z Fold 8 lineup, highlighting a new Wide model and more.
What really happened during Corey Feldman's airport health scare
Corey Feldman is out of the hospital and on the mend after a health scare unfolded at Los Angeles International Airport.
Apple Stock Rises on AI AirPods and Foldable iPhone Report
Apple Advances AI Hardware Push as New AirPods Details Emerge
Apple Plans Camera AirPods Alongside Upgraded Foldable iPhone in 2027
Apple Inc.’s upcoming camera-equipped AirPods, a product meant to vault the company into the AI device market, is scheduled to launch in late 2027 as part of a flurry of new releases.
The Apple iPhone Fold/Ultra may have been delayed to next year
Originally, it was expected to be unveiled alongside the iPhone 18 Pros this September. With the higher than usual amount of leaks about the iPhone...
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
Apple's WWDC 2026 schedule mirrors last year's rollout, offering fresh clues about when the iPhone 18 Pro, iPhone 18 Pro Max and rumored foldable iPhone could launch.
More Galaxy Z Fold 8 ‘Ultra’ leaks confirm it looks just like a normal Samsung foldable
Previous reports indicated that Samsung has reassigned the standard naming scheme to a shorter, wider foldable. The latest leaks from...
Samsung is finally fixing the Galaxy Fold's biggest flaw
The Galaxy Z Fold Wide could bring significant improvements to the crease.
Galaxy Z Fold 8 ‘Wide’ reportedly has a stronger inner display than the ‘Ultra’
A new report reveals that the Samsung Galaxy Z Fold 8, the wide one, will have a stronger inner display than the Ultra thanks to its glass.
Honor’s Magic V6 sets three foldable firsts
But the bigger battery is the only one that matters.
Apple’s iPhone Ultra Now Tipped To Launch In 2027 With A Base Price Of $2,000, While The High-End Variant To Cost $2,200
Apple is apparently pushing back the debut of its iPhone Ultra amid an onslaught of engineering and supply chain-related challenges.
Samsung's iPhone Ultra rival reportedly more crease-free than the Galaxy Z Fold8 Ultra thanks to thicker UTG
An industry report from South Korea suggests a significant difference between the more compact and wider Galaxy Z Fold 8 on the one hand, and the "Ultra" version of the classic foldable form factor on the other. According to the report, the wider iPhone Ultra competitor from South Korea appears to be significantly less prone to creases than the Galaxy Z Fold 8 Ultra.
iPhone Ultra Price: Apple’s Foldable Must Protect The iPhone 18 Pro
Apple's rumored $1,999 foldable iPhone could help absorb rising component costs and reduce pressure to raise prices on mainstream models.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
The ‘Galaxy Z Fold 8 Ultra’ has the potential to be a cruel joke
There are actual reasons to get excited about Samsung’s upcoming foldables but, the more I think about it, the more...
iPhone Fold, touchscreen MacBook evidence mounts in iOS 27, macOS 27
As is often the case, Apple has leaked its own hardware. Here are the signs that the folding iPhone and MacBook Pro with touchscreen are coming, and where they are.
Apple’s New Siri Is Just Good Enough to Ease Its AI Crisis
The company prepares for the foldable iPhone and touch-screen MacBook.
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
Apple's WWDC 2026 schedule mirrors last year's rollout, offering fresh clues about when the iPhone 18 Pro, iPhone 18 Pro Max and rumored foldable iPhone could launch.
Side-by-side size comparison of Samsung's upcoming foldable lineup leaked
A new leak reveals alleged screen protectors for Samsung’s Galaxy Z Flip 8, Z Fold 8 and Z Fold 8 Ultra, suggesting a wider, shorter Fold 8 design and clearer differentiation across the foldable lineup. While expectations are high that the Fold models will bring some significant changes, the same cannot be said for the Flip.
iPhone Ultra Price: Why Apple’s First Foldable Needs To Be Expensive
With the iPhone 18 Pro expected to stay at $1,049, Apple is using the $1,999 iPhone Ultra as a foldable luxury smartphone to protect margins across the iPhone range.
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
Apple's WWDC 2026 schedule mirrors last year's rollout, offering fresh clues about when the iPhone 18 Pro, iPhone 18 Pro Max and rumored foldable iPhone could launch.
See photos from Miss Mississippi preliminary competition day 3
The third day of Mississippi preliminary competition unfolded at the Vicksburg Convention Center in Vicksburg, Miss., on Friday, June 12, 2026.
Lost restaurants of San Diego: Nightlife, cocktail lounges and entertainment dining
Clinking glasses, the low hum of conversation, music drifting through dimly lit rooms — San Diego’s nighttime dining culture unfolded in sound as much as sight.
Leaked Fold 8 vs. Fold 8 Ultra images show what everyone got wrong
The images assuage the main concern people have with the Fold 8 wide.
UT Austin researchers create nanoscale Longhorn using DNA origami
UT Austin researchers folded DNA into a nanoscale Longhorn, demonstrating a breakthrough that could help deliver cancer drugs more precisely and speed up the production of advanced materials.
Galaxy Z Fold 7 gets two more Galaxy S26 features in its latest update
The Galaxy Z Fold 7 may be last year’s foldable flagship, but it’s still getting features from the Galaxy S26...
TST Best Bets: June 11, 2026
History unfolded last night as the New York Knicks completed the largest-ever NBA Finals comeback in Game 4 against the San Antonio Spurs, wining 107-106 and going up 3-1 on the series.
The wide Samsung Galaxy Z Fold8 and the Galaxy Watch Ultra 2 receive new certifications
They will both be available in India, unsurprisingly. Samsung's upcoming wide-format Galaxy Z Fold, most recently believed to be called Galaxy Z Fold8...
Logitech's Mobi Fold folds for travel, but I prefer a different portable mouse
The Mobi Fold is an $80 Bluetooth mouse with a silicone-wrapped hinge.
I put the HONOR Magic V6 against the Motorola Razr Fold, and one of them changed how I think about foldables
Two of the most interesting and recent foldable flagship phones are the HONOR Magic V6 and the Motorola Razr Fold. Both of which are technically "Chinese
New OMB rule could break science in the United States
The drug that saved your mother. The treatment your doctor recommended. The clinical trial that bought someone you love more time. None of it was inevitable. It required a system built to operate outside politics and sustained over decades, because science doesn’t operate on the timeline of a politician. That system is now under direct threat. The Office of Management and Budget (OMB) has proposed a new rule to regulate all federal grants, not just science, but housing, education, defense, NASA and everything in between, that would fundamentally change how research is conducted in the United States. There have been a lot of fires in the past 16 months, and if everything is an emergency, nothing is an emergency. But this is a very big deal. These rules would strip away the independence that has kept science from becoming a political tool. The good news is there’s still something we can all do. How the grant system was designed to work When I was a new faculty member, I was full of millions of ideas, so I sat down and wrote an NIH proposal. I worked on it for months and thought it was so good. Then I sent it to my mentor. It came back covered in comments. Places where my reasoning wasn’t as airtight as I’d thought, methods that could be stronger, gaps in my thinking that I had been too close to the work to see. It stung, as honest feedback always does, but peer review almost always makes the work better. In fact, it’s the backbone of how American science has functioned for generations. At NIH, submitted proposals go to a panel of scientists who have experience in the field. These are the people who can read research methods and spot their weaknesses, who understand when an experiment is designed well and when it isn’t. Applications are scored rigorously, and often only the top 3-20% of proposals receive funding. The people making funding decisions are required to justify them based on these reviews. To be clear: this is not a perfect system, and good science still goes unfunded more often than any of us would like due to limited resources. There is also criticism that peer review may undervalue bold ideas that are risky but could have high payoffs. But the peer review system is nonetheless a meaningful part of the grant selection process. While thoughtful and careful changes could improve the system, the changes being proposed by OMB will not make things better. The rule that could change everything Through this OMB proposal, the system that helps decide what gets funded is being dismantled. There are many troubling elements buried in this proposal, but three provisions stand out in particular. Each would be damaging alone. Together, they would change what kind of science gets done in America, and who it serves. 1. Political appointees would decide which science gets funded, and peer review would be explicitly sidelined or ignored. The guidelines your doctor follows, the standards that determine what’s in your air and water, the drugs that get approved for your family: all of it starts with a funding decision. Right now, that decision is made by scientists who can evaluate whether the work is actually sound and whether it could move the needle forward. Under this proposal, funding decisions could be made by political appointees. The careful, expertise-driven review process that shapes grant funding would be effectively sidelined. That means that a poorly designed study could get funded simply because someone in a political office liked the sound of it, while rigorous, important work doesn’t get funded because it no longer aligns with the administration’s priorities. In other words, critical work that benefits all of us could now be missed just because it has become politically inconvenient. 2. Grants could be canceled at any point, without warning, in the middle of ongoing work. Say your tax dollars have been paying for a cancer study for two years. The grant was awarded for five years, so the team is mid-experiment. There are three additional years’ worth of answers that could change how the disease is treated for hundreds of thousands of people. With this new rule, the federal government could cancel the remaining funding tomorrow, walk away from the commitment it made with your money, and have no legal obligation to finish what it started. This is a huge waste of money. There are rarely other sources of funding for this work, which means the team, the graduate students, postdocs, and research staff who have dedicated years of their careers to this project could lose their jobs. Patients who have contributed their time to studies may not see it turn into useful learnings for others. Every hour of work already completed could result in nothing useful. Science can take decades to get to tangible outcomes. It needs a stable funding system to flourish. 3. Researchers would have a harder time communicating their findings without pre-approval from the federal government. There is a saying from Sir Mark Walport: “Science isn’t finished until it’s communicated.” Science is no use to anyone if it is kept locked away in the labs that produced the data. The proposed rule could make communicating research findings harder in a number of ways: Make it harder for scientists to widely share their findings in scientific journals. Publication costs, including journal fees that allow for broad public access, could not be paid for by federal funds which is often how scientists pay these costs. Restrict researchers from engaging publicly about how their findings should inform policy or public health guidelines. This would restrict scientists from doing the work that transforms years of lab work into decisions that actually affect people’s lives. Make it harder for scientists to attend conferences. Conferences would now need to be approved by the federal agency at the time of grant award. This disadvantages conferences or publications that are not politically aligned. Conferences are a key way in which scientists learn about work happening in their field so they can collaborate and build on each other’s findings. What good is science with a muzzle? The long-term impact These changes could (and hopefully would) be reversed under the next administration. But by then, damage has been done. Once projects are halted or denied funding by political appointees, people leave their science careers for other paths or even leave the country to do their amazing science elsewhere. You cannot pause a scientific study the way you pause a subscription you decided isn’t useful anymore. You cannot freeze a research team that depends on salaries to feed their families, causing a scramble for replacement funding that, in most cases, simply does not exist. When the money stops, everything stops, and all the work in progress and its potential are lost. Despite all of the language about reducing waste, fraud, and abuse, this new proposed rule increases the administrative burden tremendously. Every researcher watching this unfold will make a rational decision: don’t start anything that will take a decade to finish. This includes not building a team around funding that could vanish, or asking the big questions that need patience and stability to answer. The most consequential science, the kind that produces the treatments and the breakthroughs that reach your doctor’s office twenty years from now, is exactly the science that would be abandoned first. This is still a proposal, so we can all do something Some worry this rule is already a done deal. But by law, OMB is required to open a public comment period. Those comments matter because they inform members of Congress, they can be used in litigation, and they create a public record. So here’s what you can do: Submit a public comment. The public comment period on this proposed change is open until July 13. Anyone can submit a comment, and OMB is required to respond to substantial ones. Each comment must be different to count as distinct; identical comments will be counted only once. Comment as an individual, not on behalf of your organization. Here’s a full resource to help you, with useful examples, but in general: Share a story about how science or federal funding has benefitted you or is involved in your work. Are you or someone you loved a cancer survivor? Do you know someone with Alzheimer’s? Have you received NIH/NSF or other federal funding? All of these can be stories you use to highlight why you care. Explain why you’re worried about these proposed changes. You can use the wording found here or in other resources to help you. Ask them to withdraw this proposed rule. Contact your elected representatives. Congress allocates money to federal agencies to spend, and it has oversight of how that process works. You can let your representatives know this proposed change concerns you and ask them to intervene. There are levers they can push that can help at this moment. Let others know why federal funding matters. This isn’t just about science, but ALL federal grants, including for education systems, defense projects, and more. The process, including the importance of federal funding, is invisible to many. We can all make it more visible by sharing how science benefits us and why we value it. You can also share this article, or any of the resources linked here, to help spread awareness! Bottom line We are quickly losing ground in scientific research in the U.S. More changes, like the proposed rule by OMB, would decimate our ability to conduct research here, leaving us all worse off: fewer treatments for pancreatic cancer, less research on pollution impacts, fewer answers for patients with rare disease, and more unaddressed health needs. The impact will be very real for all of us, regardless of where we stand politically. Using our voices for science is more important than ever. Love, LM Big thanks to Dr. Megan Ranney for reading this over and providing brilliant insights, as always. Dr. Liz Marnik, PhD, is Executive Director of The Evidence Collective at YLE and a science communicator and immunologist working at the intersection of public trust, science, and public health. You can find her on Substack, LinkedIn, Instagram and Threads. Your Local Epidemiologist (YLE) comprises a team of experts, ranging from physicians to immunologists to epidemiologists to nutritionists, working together with one goal: to “Translate” ever-evolving public health science so that people are well-equipped to make evidence-based decisions. The YLE suite of newsletters reaches over 475,000 people across more than 132 countries. This newsletter is free to everyone, thanks to the generous support of fellow YLE community members. To support the effort, subscribe or upgrade below: Subscribe
Logitech’s new Mobi Fold squeezes a lot of functionality into a tiny folding mouse
Logitech’s new travel mouse borrows a fun trick from your first cellphone.
Logitech Mobi Fold review: The ultra-compact travel mouse
The Mobi Fold is an excellent travel accessory for anyone who wants something that’s better than the built-in touchpad on their laptop.
Apple’s iOS 27 Is Filled With Hints About Its Upcoming Foldable iPhone
Apple Inc.’s iOS 27 and related software updates offer the clearest public signs yet of the company’s upcoming foldable iPhone, revealing references to folding hardware and new features designed for larger, more flexible displays.
The iOS 27 Beta Pretty Much Confirms That An Apple Foldable Is Happening
Can’t a multi-trillion-dollar company have secrets any more?
iOS 27 code has clear signs that a folding iPhone is coming soon
Code sleuths are diving into iOS 27 and finding hints about the unreleased iPhone Fold, and finding subroutines that report just how open or shut the foldable might be.
Apple leaks foldable iPhone references in iOS 27 beta
Apple seems to have leaked references to features that can only belong to a foldable iPhone—like iPhone Ultra—as found in iOS 27 beta code.
New dummy units give our closest look yet at the iPhone Fold
We don’t know yet whether Apple will call it the iPhone Fold, iPhone Ultra, or something else — but everyone expects...
Best Look at Foldable iPhone Design Revealed, May Only Come in White
Sonny Dickson today shared detailed images of a foldable iPhone dummy unit with what appears to be a finalized design, providing the best look yet at the device's look, with the suggestion that the device may only be available in white. Dummy units are non-functional units intended primarily for display purposes and accessory manufacturers, who need a high level of physical accuracy to mass produce cases and other accessories ahead of a device's announcement.
iOS 27 is coming Monday: New features, compatibility, more
Early iOS 27 rumors point to major stability improvements, new Apple Intelligence features, and updates designed for Apple’s foldable iPhone.
Apple’s iPhone Ultra Hinge Will Double As A Heatsink, With Its Liquidmetal Construction Stronger Than Titanium
Apple appears to be sparing no expense to ensure that its iPhone Ultra would turn out to be a consummate stunner of a device.
Touch ID coming to iPhone Ultra this fall, here’s why
iPhone Ultra is coming this fall as Apple’s first foldable model, and it will use Touch ID instead of Face ID for authentication. Here’s why.
Galaxy Z Fold 8 Wide Latest: Why Samsung Is Betting Big
New Samsung Galaxy Z Fold 8 Wide details reveal key specs ahead of July 22 Unpacked release date. Here's what we know and what it means for buyers.
Anticipation for Apple’s foldable iPhone Ultra reaches a fever pitch as its launch looms
With Apple's long-awaited foldable iPhone Ultra mere months away from launch, the smartphone market is getting very hyped.
Lower Burrell taps intern for business outreach, hopes to improve Leechburg Road corridor
Armed with a manilla folder of flyers explaining his business outreach project and a cellphone loaded with survey questions, Kyle Radecki starts every work day at a different Lower Burrell business. An urban planning student at the University of Pittsburgh, Radecki is doing a summer internship for the city focused
Google Photos for Android rolling out saved Stickers folder
After introducing custom stickers in February, Google Photos for Android now saves and stores everything you've created in a folder.
‘Galaxy Z Fold 8 Ultra’ confirmed, likely leaving Samsung’s most interesting foldable with a boring name
Samsung is planning two Galaxy Z Fold 8 models for launch this year, and one is confirmed to have “Ultra”...