SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " double " 1,382 found 🔀 AI-powered Shuffle
Old iPods are making a comeback thanks to Gen Z
Now bring back the Microsoft Zune, I double dare you.
Hegseth announces review of US forces in Europe and again criticizes NATO allies
US Defense Secretary Pete Hegseth doubled down on the Trump administration’s combative posture towards NATO on Thursday, announcing a six-month review of US forces in Europe and lambasting Washington’s allies for limiting their involvement in the war in Iran.
Serena Williams leaves door open for playing singles at Wimbledon
Serena Williams and Venus Williams will compete in doubles together for the first time in four years at Wimbledon.
Essentia Health-Virginia expands emergency department
VIRGINIA, Minn. — Essentia Health-Virginia has begun construction on an expansion that is set to nearly double the capacity of its emergency department. The expansion includes a dedicated behavioral health suite and five additional exam r…
North Carolina will head to the CWS finals for 1st time since 2007 after knocking out West Virginia
Owen Hull had a triple and two doubles among his four hits, Gavin Gallaher had four hits and four RBIs and North Carolina beat West Virginia 12-7 to advance to the College World Series finals for the first time since 2007.
Google Calendar expands color options for event differentiation
Predefined colors nearly double and there's now a color picker
Local healthcare executive to lead 2026 Kern County Heart and Stroke Walk and county-wide push for CPR readiness
Bakersfield, Calif., June 17, 2026 — According to the American Heart Association, 9 in 10 people who suffer cardiac arrest outside of the hospital die, and more than half don’t receive bystander CPR. CPR — especially if performed immediately — can double...
75% of fathers feel isolated. Let's talk about mental health for dads
"Many men, especially fathers, ignore their mental health struggles because of pressure to live up to their family’s and society’s expectations to appear in control, invulnerable," writes Andrew Reiner. "Ultimately, this hits men with a double gut punch: It compromises their mental health, and then their mental health symptoms go untreated."
Rhode Island health insurers seek double-digit hikes
'Unsustainable’ increases reflect higher cost of prescription drugs and fewer people on the state health exchange.
Tito Double P to headline BelicoFest
Tito Double P will headline BelicoFest in Los Angeles at BMO Stadium on July 12.
Under Mission 300, a New Way of Doing Business Connects Over 50 Million People to Electricity Across Africa
Mission 300 is now delivering electricity access at nearly double the pace recorded at the initiative's launch — proof that coordinated action can drive
Rumor: Xbox Planning to Close South of Midnight & Hellblade Studios
Compulsion Games, Ninja Theory, and Double Fine are talking with Microsoft to find another way, it is said.
Serena and Venus Williams handed Wimbledon doubles wildcard
watch the ATP and WTA Tours live on Sky Sports Tennis and Sky Sports+, streaming service NOW and the Sky Sports app
Microsoft reportedly negotiating closures of multiple Xbox studios, including Psychonauts' Double Fine, South of Midnight's Compulsion and Hellblade's Ninja Theory
The expected Xbox restructuring and lay-offs reportedly include potential closures for three well known games studios.
Xbox is reportedly considering closing South of Midnight studio, Compulsion Games, with Double Fine and Ninja Theory also allegedly at risk
Xbox is allegedly shuttering We Happy Few and South of Midnight developer, Compulsion Games, with Tim Schafer's Double …
Studios in Microsoft’s Xbox Division Brace for Closures
The studios, which include Compulsion Games and Double Fine, are in active negotiations with Xbox and may be given the chance to go independent.
Rhode Island health insurers request double-digit premium hikes for 2027
Some Rhode Islanders could pay significantly more for health insurance next year.
Xbox Game Studios boss Craig Duncan steps down
The head of Xbox Game Studios Craig Duncan has stepped down after more than 18 months in the role. Duncan replaced former Studios boss Alan Hartman in November 2024, and oversaw Halo Studios, The Coalition, Flight Sim, Turn 10, Playground Games, Rare, Obsidian, Ninja Theory, Compulsion Games, The Initiative, Double Fine, InXile, Undead Labs, World’s Edge and XGS Publishing. He departs the organization this week. His studios will report to Xbox Chief Content Officer Matt Booty until a replacement is found. Duncan has been part of the Xbox organization since 2011 and is best known for running highly regarded UK developer Rare for nearly 14 years. He oversaw the developer’s Kinect and Sea of Thieves eras. Prior to that, he held various senior roles at Codemasters, Midway and Sumo Digital, and worked cross titles such as Sonic and Sega All-Stars Racing, Wheelman and Colin McRae. He's also VP of the charity SpecialEffect. Subscribe Meanwhile, Xbox Game Studios chief of staff Louise O’Connor will also be leaving the company. O’Connor joined Rare in 1999 beginning as an animator on cult favourite N64 game Conker’s Bad Fur Day. She’s worked in numerous art and production roles at the UK studio, and even won an AIAS award for voicing the character Leafos in Viva Piñata. She left Rare following the cancellation of Everwild in 2025, before becoming chief of staff in September that year. In an email to staff, Duncan wrote: “When I stepped into the role of leading XGS 20 months ago, my purpose was to serve our studios, our teams, and the people making our games. Together, we set out to deliver high-quality games, strengthen the cultural fabric across our studios, and help shape the future of the business. I’m proud to say we delivered many flawless launches that drove business success for the company.” On O’Connor, he added: “Louise has been a thoughtful, creative, and trusted partner who has consistently championed the craft and supported our studios with clarity and care. I’m grateful for everything she’s brought to XGS, and I’m sure she’ll be successful in whatever comes next for her.”
Xbox Game Studios boss Craig Duncan steps down
The head of Xbox Game Studios Craig Duncan has stepped down after more than 18 months in the role. Duncan replaced former Studios boss Alan Hartman in November 2024, and oversaw Halo Studios, The Coalition, Flight Sim, Turn 10, Playground Games, Rare, Obsidian, Ninja Theory, Compulsion Games, The Initiative, Double Fine, InXile, Undead Labs, World’s Edge and XGS Publishing. He departs the organization this week. His studios will report to Xbox Chief Content Officer Matt Booty until a replacement is found. Duncan has been part of the Xbox organization since 2011 and is best known for running highly regarded UK developer Rare for nearly 14 years. He oversaw the developer’s Kinect and Sea of Thieves eras. Prior to that, he held various senior roles at Codemasters, Midway and Sumo Digital, and worked cross titles such as Sonic and Sega All-Stars Racing, Wheelman and Colin McRae. He's also VP of the charity SpecialEffect. Subscribe Meanwhile, Xbox Game Studios chief of staff Louise O’Connor will also be leaving the company. O’Connor joined Rare in 1999 beginning as an animator on cult favourite N64 game Conker’s Bad Fur Day. She’s worked in numerous art and production roles at the UK studio, and even won an AIAS award for voicing the character Leafos in Viva Piñata. She left Rare following the cancellation of Everwild in 2025, before becoming chief of staff in September that year. In an email to staff, Duncan wrote: “When I stepped into the role of leading XGS 20 months ago, my purpose was to serve our studios, our teams, and the people making our games. Together, we set out to deliver high-quality games, strengthen the cultural fabric across our studios, and help shape the future of the business. I’m proud to say we delivered many flawless launches that drove business success for the company.” On O’Connor, he added: “Louise has been a thoughtful, creative, and trusted partner who has consistently championed the craft and supported our studios with clarity and care. I’m grateful for everything she’s brought to XGS, and I’m sure she’ll be successful in whatever comes next for her.”
MSI Claw 8 EX AI+ Lands At $1,699, Nearly Doubling The Claw 8 AI+ As Handheld Prices Spiral
MSI's Claw EX AI+ handheld starts at $1,699, making it the company's most expensive device, nearly double the Claw 8's $899 price.
Knicks championship gear sets sales records for any sport, Fanatics says
Knicks championship gear sales have already more than doubled those of previous NBA record holder, the 2020 Lakers, according to Fanatics.
HMNC Brain Health announces $50 million first closing of Series B financing and a strategic partnership with MEDICE
Financing will accelerate the development of HMNC’s neurosciences portfolio, including Phase 3-readiness activities for Ketabon (KET01) and Nelivabon (BH-200)Agreement grants MEDICE exclusive European commercialization rights for KET01, with tiered double-digit royalties and significant milestone payments MUNICH, Germany, June 15, 2026 – HMNC Brain Health ("HMNC" or the "Company"), a clinical-stage neuroscience company, today announced the successful $50 million first closing of its Series B fin
NFL Analyst Makes Prediction for Bucs' Season
Former Super Bowl champion Logan Ryan envisions a dominant NFC South run for Tampa Bay, forecasting a double-digit win season fueled by Todd Bowles’ sophisticated defensive schemes.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Victor Wembanyama Accused Of 'Classless' Reaction To NBA Finals Loss
Victor Wembanyama and the San Antonio Spurs fell in five on Saturday night. San Antonio blew a double-digit lead to New York, as the Knicks topped the Spurs, 4-1, in the 2026 NBA Finals. Jalen Brunson, Josh Hart, OG Anunoboy, Karl-Anthony Towns and the rest of the Knicks are NBA champions. ...
Artemis II crew captures rare double auroras on the dark side of Earth as they zoom toward the moon — Space photo of the week
The four astronauts on NASA’s Artemis II mission captured more than they bargained for when they photographed the nightside of Earth, right after starting their historic journey to the moon.
Double The VRAM Of An RTX 3070
Modern games are quite often limited by the amount of volatile memory available to the GPU. Games can require many gigabytes of data during the rasterization process. So the obvious solution for be…
Trump’s UFC 80th birthday bash looks to rescue his tarnished macho image
President Donald Trump’s birthday bash masks an increasing reality in his second term: Even as he tries to double down on his macho image, Americans don’t see him as much as the domineering totem of strength he wants them to.
Benadryl-related poison control calls are rising. What parents can do
America’s Poison Centers warns that calls from teens getting high on diphenhydramine, the active ingredient in Benadryl, have more than doubled.
Gas price solutions from around the world
While other countries have embraced renewable energy, President Donald Trump has doubled down on fossil fuels
Champion Pizza founder sees Knicks-fueled business boom
Champion Pizza founder Hakki Akdeniz says sales at his New York City restaurants have doubled on Knicks game days, driven by excitement surrounding the team's playoff run on ‘The Claman Countdown.’
Ranked choice vote count underway in Augusta
It’s just the beginning of a days-long process to double check election results before the information is run through a ranked choice tabulation.
These 20-Somethings Are Turning to Double Mastectomies | WSJ Health for June 12
Plus, scientists documented a controversial DNA-editing feat, and there’s a giant new wellness center in New York
CMS creates office dedicated to health technology
The Office of Health Technology and Products is the latest technology development from the CMS as it doubles down on digital tools.
Claim a Versatile Ocelot Stromberg, Free with GTA+
The Ocelot Stromberg performs double duty as a weaponized retro sports car and tactical submersible. This multipurpose apex predator is also free for all GTA+ Members at The Vinewood Car Club showroom through July 13.
Serena Williams: Victoria Mboko injury withdrawal ends Queen's Club doubles campaign on return to tennis
Serena Williams is out of the Queens Club doubles tournament after her partner Victoria Mboko suffered a knee injury; Queens confirmed doubles withdrawal on Thursday; watch ATP and WTA Tours live on Sky Sports Tennis, Sky Sports+, NOW and the Sky Sports app
Williams' Queen's run over as injured Mboko withdraws
Serena Williams' doubles campaign at Queen's is curtailed as her playing partner Victoria Mboko withdraws with a left knee injury.
Water shortage compensation doubles for businesses
Tunbridge Wells MP Mike Martin called the raising of the figure to £1.2m a "significant victory".
The number of uninsured Californians could nearly double by 2030, says new report
Historic cuts to Medicaid and low-cost California health insurance could leave 4.6 million residents with no coverage. A new report from the UC Berkeley Labor Center says the working poor, older workers and undocumented workers could bear the brunt.
Health insurance for many Oregonians could get a lot more expensive next year
Health insurers are seeking double-digit rate hikes for Oregonians who buy their own coverage and workers at small businesses.
Assessing PENN Entertainment (PENN) Valuation After A Sharp Short Term Share Price Rebound
PENN Entertainment (PENN) has drawn investor attention after recent share price moves, with the stock closing at US$20.32 and showing double digit returns over the past month and past 3 months. See our latest analysis for PENN Entertainment. Beyond the latest bounce, PENN Entertainment’s 30 day share price return of 21.39% and 90 day share price return of 36.65% contrast with a 5 year total shareholder return that is down 74.14%. This suggests recent momentum follows a much weaker long term...
Far-from-perfect 10: Dodgers put up double digits in seventh to beat Pirates, spoil Paul Skenes' quality start
In a tie game in the bottom of the sixth, rain poured. Flags flew horizontally. Fans headed for covered sections. Then the rain stopped. A rainbow appeared. But...
College of Business grad’s investment prowess leads to prestigious summer program at Harvard
Most undergraduate students do not manage $6.2 million in assets, but Dola Popoola is not most students. While completing her double major in finance and marketing, the Oregon State University Presidential Scholar and soon-to-be College of Business graduate also served as president of the Oregon State Investment Group, one of the top 25 student-managed investment funds in the nation. That experience helped cement her love of finance and taught her what it takes to be successful in the industry, she said.
Google makes its AI Plus plan cheaper, doubles the cloud storage that comes with it
Previously, the Google AI Plus plan cost $8 a month and came with 200GB storage. Google scored a big victory yesterday as its Gemini model became the...
GM Doubles Down On Energy Business To Serve Data Center Electricity Demand
The carmaker scaled back electric vehicle plans, but is going all in on advanced batteries, including a new sodium-ion chemistry designed for large-scale power storage.
TST Best Bets: June 9, 2026
It’s been classic after classic through these Stanley Cup Finals, and if the Vegas Golden Knights come out of this series with their second ever world championship, then Game 3 will be immortalized forever as the night they survived the impossible. After squandering a 4-0 lead, Vegas pulled out a miraculous victory in double overtime to take a 2-1 lead in the series on their home ice. Now in Game 4, the Carolina Hurricanes face a do-or-die situation, as a loss would send them back home for Game
Half of teacher preparation programs align with the science of reading, report finds
The share of teacher training programs aligned with the science of reading has doubled in the last few years, the National Council on Teacher Quality found.
Report: Arkansas softball shortstop Atalyia Rijo enters transfer portal
As a senior this year, Rijo recorded offensive career highs with a .342 batting average, 13 doubles, 7 home runs and 42 RBI
Google's AI Plus plan drops to $4.99 and doubles storage to 400GB, making premium AI finally worth it
It's a good time to give it a try
Ukraine lined roads with enough nets in 2026 to cover length of Florida
Ukraine's defense ministry said last month that it's more than doubled the pace of its net-laying since last year, reaching 5.2 miles per day.
France's Deschamps Dismisses Saliba Injury Fears, Dembélé Set To Return
France have received a double boost ahead of their final World Cup warm-up fixture against Northern Ireland, with William Saliba's fitness clear and Ousmane Dembélé set for a return.
To double in size, UNT Health Fort Worth cuts colleges from 6 to 4
Christopher Ray, senior vice president and provost, has a vision for UNT Health Fort Worth: double the number of students over the next five years.
To double in size, UNT Health Fort Worth cuts colleges from 6 to 4
The reorganization is expected to save the institution about $600,000 annually.
A Stanley Cup Final built on weirdness hit new heights in Game 3
After squandering a 4-0 lead, the Vegas Golden Knights managed to win in double overtime 5-4 and lead the Carolina Hurricanes, 2-1, in the Stanley Cup Final.
Serena Williams Continues Return, Adds Berlin Tennis Open to Schedule
Tennis icon and Los Angeles native Serena Williams has committed to participating in a second tournament after nearly four years away from the sport. Williams announced earlier this week she is competing doubles with Victoria Mboko in the HSBC Championships in London. On Friday, it was announced she would also be playing doubles at the […] The post Serena Williams Continues Return, Adds Berlin Tennis Open to Schedule appeared first on LA Sports Report.
Apple’s iPhone Ultra Hinge Will Double As A Heatsink, With Its Liquidmetal Construction Stronger Than Titanium
Apple appears to be sparing no expense to ensure that its iPhone Ultra would turn out to be a consummate stunner of a device.
What to know about Pope Leo's trip to Spain, from political scandal to Barcelona's architectural gem
Pope Leo XIV’s weeklong visit to Spain will bring him to a once-staunchly Catholic country that has long been in the throes of waning religious practice. Leo is expected to double down on his messages of unity amid polarization, peace as war rages, welcome for migrants and hope for young Spaniard...
LARRY KUDLOW: Trump loves business, and business is booming
The Trumpian boom: jobs rising more than double the predications, prior months revised higher. wage income beating inflation
SpaceX IPO running at two times oversubscribed, sources say
SpaceX has drawn investor demand that is about double the $75 billion it is seeking to raise next week in its IPO, or $150 billion, said two people familiar with the matter on Friday.
‘Beyond broke’: Angel Reese facing massive criticism for shooting form
The Atlanta Dream fell to the Indiana Fever in a Commissioner’s Cup game on Thursday night. Despite losing the game, Dream star Angel Reese turned in another dominant two-way performance, recording yet another double-double as she scored 11 points and snagged 10 rebounds. Reese is averaging a double-double on the season, but as impressive as…
Radio host Bill Cody needs double transplant after heart, kidney failure
Country music broadcaster Bill Cody is seeking a double transplant after being hospitalized for heart and kidney failure.
Is it possible to die of grief? Science confirms that intense bereavement raises the risk of death
Prolonged sadness after the loss of a loved one nearly doubles the likelihood of death within 10 years, although the risk is higher in the first six months
Xbox CEO doubles down on exclusives, saying they remain central to defining the Xbox platform
Asha Sharma doubles down on exclusives, saying they remain central to defining the Xbox platform even as Xbox expands to more devices and services.
Scientists finally crack an “undruggable” pancreatic cancer target and nearly double survival
For decades, pancreatic cancer has been one of the most lethal cancers, with few effective treatment options. A new drug, daraxonrasib, targets the KRAS mutation that fuels most pancreatic tumors—something many scientists once thought couldn't be done. In a major clinical trial, the treatment nearly doubled survival for patients with advanced disease and reduced the risk of death by 60%.
Sharon Stone knew her marriage was 'over' when husband questioned her getting mastectomy despite massive tumor
Actress Sharon Stone said she knew her marriage was finished when her then-husband was 'furious' with her decision to get a double mastectomy after doctors found tumors in her breasts: 'He was done with me then.'
Biggest diesel shock since 2022 deals another blow to farmers
In Illinois, the top US soybean-producing state, farm diesel averaged a record $5.41 a gallon at the start of May, nearly double the price a year earlier.
MacBook Neo is So Popular That Apple Reportedly Doubled Production
On an earnings call in late April, Apple's CEO Tim Cook said that customer response to the MacBook Neo was "off the charts," and the popularity of the laptop has reportedly led the company to significantly boost production. Apple supply chain analyst Ming-Chi Kuo this week said he believes that MacBook Neo shipments to Apple were doubled from an initial target of 5 million units to 10 million units in 2026 at some point after the laptop launched in March.
Carlos Jorge, Reds prospect, stays hot for Double-A Chattanooga
Reds prospect Carlos Jorge hit his sixth homer of the season for the Chattanooga Lookouts while raising his batting average to .341 and OPS to .935.
Bazzana’s Bases Clearing Double Secures Victory
Cleveland Guardians 9 - New York Yankees 4
Sporticast: Why is Serena Williams Coming Back to Pro Tennis?
On the 557th Sporticast episode, hosts Scott Soshnick and Eben Novy-Williams discuss some of the biggest sports business stories of the week, including Serena Williams’ return to professional tennis. The 23-time Grand Slam singles champion announced Monday that she would play in a doubles event next week with young Canadian Victoria Mboko, her first official …
Double Hoo Patrick Higgins Appointed to Lead UVA Darden’s LaCross Institute for Ethical AI in Business
Darden has appointed technology strategist and alumnus Patrick Higgins (MBA ’16) as managing director of the LaCross Institute for Ethical AI in Business, effective 1 June 2026.
'Transformative' pancreatic cancer drug doubles survival time
People with advanced pancreatic cancer taking an experimental daily pill lived nearly twice as long as those receiving chemotherapy infusions
Serena Williams is returning to pro tennis at age 44 after nearly 4 years away from the sport
Serena Williams is returning to professional tennis at age 44 after nearly four years away from the sport. The WTA Tour announces that the 23-time Grand Slam singles champion has accepted a wild card invitation to play doubles at the upcoming Queen’s Club grass-court tournament. The Queen’s Club ...
Serena Williams Confirms Tennis Comeback With Doubles Wild Card
The 23-time Grand Slam winner will play at the Queen's Club Championship.
Serena Williams returns: Legendary tennis star will make comeback playing doubles at HSBC Championships
Serena Williams hasn't played professional tennis since 2022.
How to Watch the XBOX Games Showcase and Gears of War: E-Day Direct on Sunday
This Sunday, June 7, our yearly double feature returns, offering you a look at what's next from XBOX and our incredible partners across the world – here's everything you need to know to tune in.
NVIDIA Doubles Down on DLSS 4.5 With Smarter Ray Reconstruction at Computex, But DLSS 5 Is a No-Show
NVIDIA doubled down on DLSS 4.5 at Computex 2026 with smarter ray reconstruction improving image quality, but DLSS 5 was nowhere to be seen.
NWSL«s Thorns and WNBA»s Fire stage womens sports doubleheader in Portland
The Portland Thorns and Fire staged a unique women’s sports doubleheader Saturday in the first collaboration between the NWSL and WNBA teams.
Man City women win FA Cup to complete double
Manchester City's women completed a double by thrashing Brighton 4-0 to lift the FA Cup on Sunday.City's four FA Cup triumphs have all come in the past nine years after also lifting the trophy in 2017, 2019 and 2020. kca/iwd
A new pancreatic cancer pill may be a game changer for patients
Daraxonrasib, which nearly doubled patients' survival time, fights the disease in a new way. It bear-hugs a cancer protein that drives cell growth.
Offense Struggles As Guardians Drop Game 2
It was a rough game for the Guardians on Saturday. Travis Bazzana went 2-4 with two doubles, and José Ramírez went 1-3 with an RBI double and a walk. Petey Halpin also went 2-4 with a double. Other than that, it was a really tough day for the offense. I’m not worried about them long […]
Mr. Basketball, Miss Basketball share unique distinction as state champions
Indiana All-Star week: Mr. Basketball Luke Ertel of Mt. Vernon and Miss Basketball Gracyn Gilliard of Center Grove the rare double state champion duo.
NWSL’s Thorns and WNBA’s Fire stage women’s sports doubleheader in Portland
The Portland Thorns and Fire staged a unique women’s sports doubleheader Saturday in the first collaboration between the NWSL and WNBA teams.
NWSL's Thorns and WNBA's Fire stage women's sports doubleheader in Portland
The Portland Thorns and Fire staged a unique women's sports doubleheader Saturday in the first collaboration between the NWSL and WNBA teams.
Megan Gustafson scores 22 as Fire beat Fever 100-84
Megan Gustafson had 22 points and the Portland Fire held Indiana’s Caitlin Clark to six points in a 100-84 victory over the Fever on Saturday night. Carla Leite had 18 points and 12 assists, while Emily Engstler had 16 points and 10 rebounds, the first double-doubles for the expansion Fire. Portland has won four of its last five games.
Confirmed Ebola cases nearly double in days as WHO chief visits DR Congo
WHO's Tedros calls for a community-led fight as a rare Ebola strain spreads rapidly through conflict-hit eastern DRC.
The chance for history awaits Arsenal
Arsenal are back in the Champions League final for the first time in 20 years and are on the cusp of a historic double. After lifting the Premier League title after a 22-year wait last week there had been a suggestion that this match against Paris St-Germain (17:00 BST kick-off) is something of a free hit. Arsenal fans have travelled to Budapest in their thousands such is the magnitude of this match.
Conor McGregor Rolls Out Extra KO Bonuses For BKFC 90
Conor McGregor is raising the stakes for this weekend’s BKFC 90 fight card from Birmingham, England, as the former UFC double champion rolled out new knockout bonuses for every single bout. This weekend will feature a headlining title fight between BKFC U.K. welterweight champion Connor Tierney and veteran knockout artist Rico Franco. However, the main […]
Morning Sports: May 29, 2026
Sheridan Troopers Legion Baseball: The Sheridan Troopers Legion Baseball team is back in action at home today. Due to rain in the forecast, Sunday’s home double-header vs. Powell was moved up. Game times are at 5 and 7pm. You can watch a LIVE video stream of the games on Sheridan Media TV, which is on […]
Downtime: Business coach Nhat Pham pulls off 55-minute plank on 55th birthday
Pham spent nearly an hour of his 55th birthday face-down on his elbows and toes, in a pushup-like position called a plank pose, for a physical challenge that doubled to promote Mental Health Awareness Month.
Major accounting firm Forvis Mazars opens first Washington office in Seattle
A major international accounting and consulting firm is planting its flag in downtown Seattle, with plans to more than double its local headcount within a year.
Black Women Political Candidates Are Expected to Be 'Likable,' Qualified and Tireless. Men Aren’t.
What I had experienced during that run wasn’t entirely unfamiliar to me. The year before, in 2013, I had run for president of the Young Democrats of America (YDA), a national political party office role, against a popular opponent. The opponent was a Black man, so race wasn’t a factor in the election; however, gender was. Before my campaign, I was vice president of YDA and had heard only good things about my service: my fundraising efforts, the partnerships I had engineered with progressive organizations, and programming coordination for the membership. However, when I decided to run for president, I instantly became ‘difficult to work with’ and ‘mean.’ Research on women candidates confirms that voters are less likely to vote for a woman if they don’t like her; by comparison, voters don’t need to like men to elect them. But when I was running as the Black woman candidate in a seven-candidate primary for public office, with two other women in the race, I noticed almost nothing about my being ‘difficult’ and more about my ability and work ethic. My experience running for public office reflected the systemic bias and double standards not just for women candidates, but Black women candidates who dare to aspire to any sort of political leadership—and that needed to change. We need more progressive Black women in public office for a myriad reasons, but we also specifically need the younger generation of Instigators in office, candidates who understand the times in which we live currently. Electing more Black women will take real investment in changing the biases and attitudes (conscious and unconscious) of mostly white donors, media, campaign staff, consultants and institutional leaders to help shift the culture and systems. But this support needs to be substantively increased so that we can rebuild an inclusive, multiracial democracy with the leaders we want and need. (Excerpted from The Instigators: How Black Women Have Been Essential to American Democracy by Atima Omara.)
Health insurers again propose double-digit premium increases
Insurers in the merged market, where many individuals and small businesses get coverage, have proposed an average rate hike of 12.9 percent for 2027, according to plans posted online by the Division of Insurance.
Penn State Health reports strong financial, volume growth through third quarter
Penn State Health reported strong third-quarter results for fiscal year 2026, highlighted by double-digit total revenue growth, improved operating margin, and increased patient volumes — reflecting sustained demand for care and ongoing efforts to expand access across the region.
Double-digit premium hikes push Michigan small businesses to reconsider health coverage
Small businesses owners say they may drop employee health insurance coverage altogether because of rising costs.
First CALL: Shaker Heights to ‘temporarily’ oversee mental health response program
A likely expansion of the First CALL mental health crisis response program could nearly double the number of participating cities from five to nine -- and perhaps more.
Health insurers again propose double-digit premium increases
Nearly 700,000 Bay Staters are facing the prospect of double-digit premium increases next year as insurers struggle to handle cost pressures across the healthcare landscape.
Next boss warns of 'dramatic' fall in entry-level jobs
Lord Wolfson tells the BBC Next now typically receives double the number of applicants for one role than it did two years ago.
The rare Ebola outbreak is one danger. Attacks on healthcare workers are another
BUNIA, Congo (AP) — Every time Vanny Birungi, a volunteer with the Red Cross in eastern Congo, goes out to raise awareness about the latest Ebola outbreak as suspected cases near 1,000, she faces a double threat.