SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " expansion " 1,296 found 🔀 AI-powered Shuffle
Granblue Fantasy: Relink - Endless Ragnarok Review - A Solid Expansion Well Worth Its Price
Granblue Fantasy: Relink - Endless Ragnarok is a massive expansion that enhances the base game while providing more of what it makes so enjoyable
DOOM: The Dark Ages | Revelations Update 4 Release Notes
The latest update includes a campaign expansion DLC, Ripatorium 3.0, quality of life changes and bug fixes.
A dozen businesses have opened in Ardmore this year. Here’s a list of what’s new, and what’s on the horizon.
Newcomers to the Main Line community include mom-and-pop shops, national chains, and expansions of popular local names such as decorated Szechuan restaurant EMei and Jersey-based eatery Gouldsburgers.
Bluffs focusing on business expansion, entertainment
Bluffs is trying to expand its business and entertainment offerings based on months of discussion about what residents would like.
Zoox grows number of active users as robotaxi wars continue
Amazon's Zoox doubles active users in 2026, challenging Alphabet's Waymo in the robotaxi market with expansions in major U.S. cities.
UAE’s Adnoc strikes $1bn deal for Shell’s South African fuels business
Acquistion of 580 service stations and other assets marks latest overseas expansion by Adnoc subsidiary
Health insurer Centene to stop participating in Arkansas’ Medicaid expansion
DHS will transfer enrollees in the three Centene plans to other plans for which they are eligible, an agency spokesperson said.
Los Alamos Faith And Science Forum 2026 Summer Series Presents ‘Expansion On The Book “Just Six Numbers” By Lord Martin Rees’ July 8
Dr. Joyce Guzik LAFSF News: The Los Alamos Faith and Science Forum 2026 Summer Series Presents ‘Expansion on the Book “Just Six Numbers” by Lord Martin Rees’ by Dr. Joyce Guzik Wednesday, July 8, 2026 at Trinity on the Hill Episcopal Church (TOTH) located at 3900 Trinity Dr., Los Alamos. A light meal will be […]
FEP Integrates Diaphanum US Business for Global Growth
Family Enterprise Partners Diaphanum US integration reinforces FEP's global strategy. FEP Wealth LLC consolidates US expansion for independent wealth advisory
New outdoor playground opens as part of Eugene Science Center expansion
The outdoor science park, which opened last week, doubles the museum’s footprint and offers a fenced-in area for children to climb, slide and run. Three more play structures will be added in the fall.
For one small business, AI was key to a quick start and expansion
Here Now Health isn't an AI-based company, but its quick path from an idea in founder Michelle Turner's mind to an operating mental health platform for foster children relied deeply on the technology now restructuring the U.S. economy.
For one small business, AI was key to a quick start and expansion
Here Now Health isn't an AI-based company, but its quick path from an idea in founder Michelle Turner's mind to an operating mental health platform for foster children relied deeply on the technology now restructuring the U.S. economy. Working from her Virginia Beach home, she used AI tools to school herself in startup culture, create a business plan and fine-tune a presentation for early-stage investors. Funding began to flow, and the company, launched in January 2025, now has 16 employees and is certified in three states to provide Medicaid-funded mental health counseling for children entering the foster system, a gap in care she identified through her own experience as a foster parent.
KOSA, wage theft and New Britain’s finances: CT Politics news
Plus: Early childhood education funding, UConn Health expansion, free college courses for high schoolers and Eversource's storm costs.
Xbox's cheapest Game Pass tier is starting to change things up in 2026
The cheapest Xbox Game Pass tier, Essential, has started seeing regular changes in 2026 after two years of gradual expansion since the launch of Core.
What Caesars Entertainment (CZR)'s Wabanaki iCasino Expansion and Bearish Zacks Rank Mean For Shareholders
In late June 2026, Caesars Entertainment Inc. announced it had expanded its partnership with three Wabanaki Nations in Maine to cover potential online casino gaming, adding three branded iGaming platforms that integrate with Caesars Rewards and its Universal Digital Wallet, subject to regulatory approvals. At the same time, the company faced sharply weaker analyst sentiment, including a very large downward revision to current-year earnings estimates that pushed it onto the Zacks Rank #5...
Rejection of Tewkesbury business park expansion is overturned
Planning inspector approves major expansion for Brockeridge Farm business centre.
Final Fantasy VII Revelation Store Page Lists Multiple DLC And 'Story Expansion'
Placeholders or something more?
F.B.I. Assigns Scores of Analysts to Examine Election Records in Georgia
The expansion of an investigation into Fulton County’s election office reflects President Trump’s desire to prove his baseless claims that the 2020 election in Georgia was rigged.
Patient Care Center structure changing for physical medicine and rehabilitation
The changes align with Vanderbilt Health’s strategic vision for growth, including regional expansion and the development of innovative rehabilitation and pain medicine services.
Final Fantasy 7 Revelation store page lists multiple DLCs, including story expansion
Last month, we reported that Final Fantasy 7 Revelation, the final chapter of the acclaimed trilogy that is set to launch on Nintendo Switch 2 in 2027, could receive DLC after release. While the game is still a long way off, new evidence has surfaced suggesting that may indeed be the case. According to EpicDB, a third-party tool that tracks...
Final Fantasy 7 Revelation Getting Story Expansion Pass, Store Leak Suggests
Final Fantasy 7 fans are getting excited for a new Story Expansion pass that has been glimpsed as part of a new store leak.
Apple Eyes 10 Million Foldable iPhones in Major Expansion Move
Apple's Foldable iPhone Strategy Just Got Bigger as Production Forecast Jumps
Three health systems compete for New Hanover County hospital expansion
Three groups have filed certificate-of-need applications with the North Carolina Department of Health and Human Services to add acute care beds in New Hanover County.
Multiple Final Fantasy VII Revelation DLC packs have been listed on the Epic Games Store
The EpicDB listings reveal a Final Fantasy VII Revelation Premium Edition, Premium Plus Edition, Story Expansion Pass, and more.
Los Alamos Faith & Science Forum 2026 Summer Series Presents ‘Expansion on the Book “Just Six Numbers” By Lord Martin Rees’ July 8
LOS ALAMOS FAITH & SCIENCE FORUM NEWS RELEASEThe Los Alamos Faith and Science Forum 2026 Summer Series presents ‘Expansion on the Book “Just Six Numbers” by Lord Martin Rees’ by Dr. Joyce…
Valley Regional Transit expands Rides2Wellness program to Mountain Home for health rides
Elmore County residents who need a ride to medical care in Ada County can now book free transportation through a six-month expansion of Valley Regional Transit’
Expansion clock is ticking. Do Big Ten, SEC make final move?
Big Ten and SEC have a shrinking window to expand before new federal legislation could force media rights pooling.
Anthropic debuts AI-driven pharma R&D tool, Claude Science
Anthropic launches Claude Science as big tech companies increasingly eye expansion in the wider healthcare and life sciences space.
NC’s first full budget since 2023 reflects transformed health policy landscape
North Carolina's first full budget since 2023 reflects Medicaid expansion, Healthy Opportunities Pilot funding, SNAP changes and new federal health policies.
Mamdani and City Council agree on new housing voucher program
Mamdani promised to drop the city’s lawsuit blocking a council-backed expansion of an existing voucher program.
Global financial firms pivot to South Korea, cautious on China and India, survey shows
Global financial firms are pivoting expansion plans towards South Korea while taking a more measured approach to China and India, according to an industry survey.
Beloved gas station pizza chain CEO reveals 400-store expansion plan as food business booms
Casey's General Stores plans to add at least 400 new locations over three years while expanding its prepared food menu with wings and fries.
FDLE Relocates Orlando Toxicology Lab to UCF, Strengthening Partnerships and Research
Expansion with the UCF Academic Health Sciences Campus in Lake Nona strengthens the Florida Department of Law Enforcement's forensic opportunities.
Millions of exploding stars could soon reveal dark energy's secrets
A new AI-powered framework could transform how astronomers measure the expansion of the Universe. By analyzing images of Type Ia supernovae and modeling their environments in unprecedented detail, researchers can estimate cosmic distances with near-spectroscopic accuracy. The technique is designed for the flood of data expected from the upcoming Vera C. Rubin Observatory and may greatly improve our understanding of dark energy.
Ingredion plans global Benicaros prebiotic expansion across gut and immune health applications
Ingredion highlights that its recent acquisition of the Benicaros prebiotic is a strong strategic addition to its Healthful Solutions portfolio, supporting the company’s formulation versatility alongside expansion of health-forward and clean label ingredients. The company purchased the patented prebiotic fiber, made from upcycled carrot pomace, from NutriLeads earlier this month. With the deal, Ingredion obtained full ownership of all intellectual property, trademarks, human clinical trials, and know-how related to manufacturing Benicaros.
Life Science Reagent Market Forecast Points Higher Toward 2035, Driven by Biopharma Scale-Up and Cell Therapy Expansion
World life science reagent market forecast 2026-2035: CAGR 6-8%, index 2035=185. Bioprocessing, cell therapy, and QC drive growth. Key players: Thermo Fisher, Merck, Danaher.
La Jolla Business Roundup: Goop, expansion and closure, Michelin status, more
Gwyneth Paltrow’s Goop Kitchen, coming soon to UC San Diego’s new Triton Center, is among local business updates
How the dairy industry pushed Trump for migrant labor, and won
President Donald Trump was expected to announce the expansion of a guest-worker program to the dairy industry at a Wisconsin event. Instead, the news came out in a press release, angering immigration hard-liners.
MAI-Code-1-Flash for Copilot Business and Copilot Enterprise
MAI-Code-1-Flash, Microsoft AI’s in-house coding model, is now generally available for GitHub Copilot Business and Copilot Enterprise, building on its recent expansion across Copilot surfaces. Purpose-built for coding and optimized…
Wren Baker on Competing in College Sports
WVU AD Wren Baker on competing in college sports, Pat McAfee's value, private equity, and CFP expansion.
Weather drives cowherd size, not broken markets
Data shows weather, not broken markets, drives cowherd decisions. Producers cite grazing concerns and drought as top barriers to expansion.
Court battle plays out over Wimbledon tennis expansion plan
A clash over the future of the Wimbledon tennis championships is being played out away from the manicured southwest London courts set to welcome the world's best players next week. Previously home to Wimbledon Park Golf Club, the AELTC wants to build 38 new tennis courts and an 8,000-seat stadium there.
Golden State Valkyries employee named in Sports Business Journal's Forty under 40 list
The Golden State Valkyries have created a winning culture on and off the court. After making WNBA history last season becoming the first expansion team to reach the playoffs, the success is also extending throughout the organization.
$10M behavioral health unit opens at Milwaukee’s St. Francis Hospital
The renovated facility will serve 61 adults and children in need of behavioral health services, primarily assisting patients in southeastern Wisconsin. This expansion comes as Milwaukee faces challenges in keeping mental health facilities open
Falls Church Business News & Notes 6-25-2026 - Falls Church News-Press Online
Falls Church Business News & Notes Falls Church Business News & Notes Local Business Updates A full interactive roundup of chamber recognitions, business expansions, events, regional awards, and one correction. Expand All 8 total notes Includes full correction Links preserved Chamber Businesses Named Top Workplaces New Editions Consulting ranked #2 among small businesses. ⌄ New
Saint Alphonsus Health System begins 260,000-square-foot Nampa expansion
Saint Alphonsus Health System broke ground on the expansion of Saint Alphonsus Medical Center-Nampa.The expansion will more than double the hospital's current s
Game On Retro owner plans entertainment empire expansion, Coram movie theater transformation
Plans include opening a new arcade, store and transforming a shuttered movie theater in Coram.
Merck KGaA to buy Bio-Techne for $11.3bn in life science footprint expansion
The deal is Merck’s largest since 2015, when it spent $17bn on acquiring Sigma-Aldrich, also a life sciences specialist.
Mamdani and Hochul announce cash infusion for New York City Abortion Access Hub expansion
New York City and the Empire State are infusing hundreds of thousands of dollars into New York City Abortion Access Hub to expand its referral network
KUSTOM ENTERTAINMENT, INC. ANNOUNCES BINDING AGREEMENT FOR THE DIVESTITURE OF ITS VIDEO SOLUTIONS SEGMENT TO FULLY COMPLETE LIVE ENTERTAINMENT PIVOT
Transaction Structured to Provide Up to $5.5 Million plus 2,000,000 Warrants to acquire shares of common stock of Cycurion, Inc.; Follows Previously Announced Major Live Music Expansion Partnership with Gilley’s Park City OVERLAND PARK, KS, June 25, 2026 (GLOBE NEWSWIRE) -- Kustom Entertainment, Inc. (Nasdaq: KUST) (the “Company”), a live entertainment and music festival company, today announced it has entered into a binding agreement for the divestiture of its legacy video solutions division to
We finally have an opening date for the California Science Center’s space shuttle–centric expansion
Space Shuttle Endeavour is in place, and the Samuel Oschin Air and Space Center is (almost) ready for takeoff.
The NHL Is Considering Bringing More Teams to Texas
The NHL has expanded to new areas in recent years, as the North American hockey league has brought teams to Las Vegas, Utah and Seattle. More expansion could be coming. But while hockey is known for its footprint in northern U.S. states and Canada, the league is considering bringing more of it to ...
Casey's CEO on fuel margins, expansion, food business and more
Casey’s General Stores chair and CEO Darren Rebelez joins CNBC's "Closing Bell Overtime" to discuss the company's food and fuel business, its outlook and more.
Don Toliver expands world tour with first stop at Sacramento’s Golden 1 Center
The ‘Octane’ World Tour’s ‘Nitrous’ expansion will kick off at Sacramento’s Golden 1 Center.
NHL exploring Texas expansion opportunities in Houston and Austin, AP source says
Houston has never been home to an NHL franchise but previously had two pro hockey teams that both were called the Aeros.
Governor Moore Announces Tenfold Expansion of Funding Database in Maryland Community Business Compass
Governor Moore Announces Tenfold Expansion of Funding Database in Maryland Community Business Compass
Is Lowe's (LOW) Entertainment-Focused Loyalty Push a New Edge in Customer Engagement?
Lowe's Companies, Inc. recently announced a multi-year partnership with Live Nation Entertainment to offer MyLowe's Rewards and MyLowe's Pro Rewards members exclusive live music benefits, including concert perks and amphitheater tailgate experiences at select venues starting this summer. This expansion of the loyalty program into entertainment experiences highlights Lowe's effort to deepen customer engagement beyond the store and into members' leisure time. Next, we’ll explore how this...
Lakewood Ranch ice sports complex expansion approved
Manatee County Commission moves forward with $80 million facility featuring four ice rinks
Cardiology groups strongly oppose expansion of Medicare AI prior authorization model
ASE, ASNC and SCAI have come out against a WiSER model using AI for traditional Medicare prior authorizations.
Detroit's women's sports bar, Bar IX, launches crowdfunding campaign -- How to get involved
As Detroit's women's sports bar continues to draw crowds to pop-up watch parties, the team behind Bar IX is now centering its efforts on finding a permanent place to call home.
SMI Provider Raises $17M for Expansion Efforts
Vanna Health, a serious mental illness provider, has secured $17 million in a Series B funding round. The San Francisco-based company will use the
Wisconsin’s Medicaid work requirements: Here’s what to know
An estimated 63,000 Wisconsinites could lose BadgerCare Plus as the state prepares to implement new federal Medicaid expansion work requirements next year.
Jet-engine manufacturer plots expansion in Pontiac on site of former movie studio
Williams International is seeking a 15-year extension of its Renaissance Zone tax break to support an expansion.
Katy Growth Tracker: New Restaurants, Entertainment Expansion and 348-Unit Apartment Project
Several commercial and residential development projects are moving forward across the Katy area, including new restaurants, an entertainment venue expansion and a large apartment community planned in Jordan Ranch.
The top 10 nonprofit health systems by 2025 operating revenue
The 2025 fiscal year saw across-the-board performance improvements for the country’s 10 largest nonprofit health systems, if not necessarily an expansion of their business. | Operating performances may have improved across the board, but not all of the country's largest nonprofit health systems grew their businesses.
The first primates may have evolved in the cold, not the tropics
A surprising new study suggests the earliest primates didn't originate in tropical forests but in cold, dry parts of North America. Some may have even survived seasonal Arctic conditions by slowing their metabolism or hibernating. Researchers found that dramatic climate shifts, rather than warmth, played a major role in driving primate evolution and expansion. The discovery reshapes our understanding of how our own lineage began.
Kennedy Center says it isn’t required to reschedule shows after judge blocks 2-year closure
The Kennedy Center's management isn't committing to new shows or staff expansion, even as it considers options short of a full two-year closure that a federal judge blocked last month.
Now two powerful NC politicians say Raleigh would be a good MLB expansion city
MLB in NC has been a topic for years. Now the governor and Senate leader say Raleigh is a desirable location for a team.
Fox Entertainment Unveils Expanded Roster Of Creators Making Originals For New Studio Unit
Fox Entertainment’s creator studio, which was formed earlier this year, has revealed details about a significant expansion of its slate.
Heathrow third runway likely to affect health of millions nearby, official report warns
Analysis says expansion could also harm access to housing, education, healthcare, open spaces and transport
Google Calendar finally has more color options for events
A welcome (and long-requested) update.
Photoshop and Premiere now have AI assistants
The latest expansion in prompt-based editing.
Indonesia's MD Entertainment Bets on IP and Microdramas
MD Entertainment CEO Manoj Punjabi outlines plans for cross-border IP development, microdrama expansion and global partnerships at APOS.
Essentia Health-Virginia expands emergency department
VIRGINIA, Minn. — Essentia Health-Virginia has begun construction on an expansion that is set to nearly double the capacity of its emergency department. The expansion includes a dedicated behavioral health suite and five additional exam r…
PSA: Switch Online + Expansion Pack Limited-Time Offer Adds Free Bonus Month For 12-Month Memberships (US)
Don't miss it
Health Outcomes Data For Wearables Key To Medicare Coverage Expansion
Insurance coverage of wearables is spotty. This could soon change as Medicare begins a pilot to facilitate access to wearables while gathering data on health outcomes.
Iowa emerges as key player in aerospace
Iowa's aerospace industry attracts companies with skilled workforce, low costs, and site readiness, making it a top choice for expansion.
Main Line Health to add new 5-story tower to Paoli Hospital
The expansion is part of the health system's push to extend its reach in the Philly suburbs.
'Smile' tackles sports, 'A Quiet Place' hits Florida Keys in new IDW Dark comics (exclusive)
'Smile' entity tackles sports and 'A Quiet Place' hits the Florida Keys in new IDW Dark comic expansions.
Accel Entertainment (ACEL) Uses Rice Palace Deal to Build More Gaming Density in Louisiana
Accel Entertainment, Inc. (NYSE:ACEL) is one of the best e-gaming and sports betting stocks to buy now. The company’s freshest expansion move came on June 3, when its Toucan Gaming subsidiary acquired the assets of Rice Palace Inc. and South Louisiana Gaming Inc., the owner and operator of Rice Palace Truck Stop Casino in Crowley, […]
Main Line Health’s Paoli Hospital will get a new, 108-bed patient tower in a major expansion
The Paoli project is part of an expansion wave at the four-hospital nonprofit health system.
Summit League expands partnerships with CBS Sports and Midco Sports
SIOUX FALLS, S.D. – The Summit League announced expansions of its media rights agreements with CBS Sports and Midco Sports Tuesday that will keep both partners at the center of distributing the conference’s national linear and digital network content.
Our Lady of the Lake Primary Care clinic expansion gets building permit, plus more in Baton Rouge
Here are the building permits issued by East Baton Rouge Parish government for the week of June 8-12
Edward Jones Expands Workplace Retirement Solutions for Business Owners and Their Employees
Edward Jones today announced a significant expansion of its workplace retirement plan capabilities, adding new product partners and solutions designed to help business owners and their employees improve long-term financial fulfillment.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Previewing a mammoth week: Texas Tech vs. Big 12, CFP expansion meeting and Senate bill markup
The future of major college sports will begin to take shape over a mammoth four-day stretch beginning June 15.
Portland’s iconic Sports Bra bar pitches investors on national expansion as it bleeds red ink
Financial statements filed in The Sports Bra's latest fundraising effort show declining revenues amid widening operating losses.
Portland’s iconic Sports Bra bar pitches investors on national expansion as it bleeds red ink
Financial statements filed in The Sports Bra's latest fundraising effort show declining revenues amid widening operating losses.
Dark energy survives major challenge as universe keeps accelerating
A bold claim that the universe’s accelerating expansion was an illusion has been put to the test—and failed. Researchers found that the study behind the controversy made key mistakes when analyzing supernova data. After revisiting the evidence, astronomers concluded that cosmic acceleration remains as strong as ever.
Business Buzz
The Business Buzz features news about the economic scene, promotions, acquisitions and expansions. Contact Pat Hill at pat.hill@pikespeaknewspapers.com or (719) 636-0358. Rhapsody Market & Bistro has opened in the former location of Rhapsody. The busness is at 121 W. Midland in downtown Woodland Park.
Dehko Enterprises Announces Expansion of Business Development and Strategic Investment Operations
Michigan-Based Company Expands Growth Initiatives Across Business Development, Strategic Investments, Brand Building, and Emerging OpportunitiesWest Bloomfield, Michigan--(Newsfile Corp. - June 12, 2026) - Dehko Enterprises today announced the expansion of its business development and strategic investment operations as part of a long-term initiative designed to strengthen the company's position across multiple industries while pursuing new opportunities in business growth, strategic...
Business group expands to address human trafficking in Iowa
A milestone was reached and expansion plans have begun for a state program designed to help Iowa businesses identify and respond to human trafficking.
SkyBlue Cinematix Enters Türkiye, Bringing Its Global Content, Brand Integration and Entertainment Ecosystem to One of the World’s Leading Production Hubs
As part of its Türkiye launch, SkyBlue Cinematix has appointed two highly experienced media executives to lead its local operations, effective June 1, 2026.ISTANBUL, Türkiye, June 11, 2026 (GLOBE NEWSWIRE) -- SkyBlue Cinematix, the entertainment division of SkyBlue Media Group, today announced its official entry into the Turkish market, marking another major milestone in the company’s global expansion strategy. By establishing its presence in one of the world’s most influential television and fi
US congressman helps secure $750,000 for rural hospital’s radiology expansion
Rep. Mike Simpson, R-Idaho, announced the news on June 10, with the money going toward Madison Memorial Hospital in Rexburg.
Bank of America Grows Sports with Us Platform With Global Initiative for 10,000 Young People
Bank of America today announced the expansion of its Sports with Us platform through the launch of a new sports and skills initiative that aims to impact more than 10,000 young people worldwide by the end of 2028.
Opinion | Health system growth and high-value care can go hand in hand
Expansion and value do not have to be mutually exclusive. Health care organizations should not have to choose between growth and quality, or between operational sustainability and patient-centered care. In fact, when integration is done well, those goals can strengthen one another.
The Franklin Institute and GSK Celebrate 40 Years of GSK Science in the Summer™ with New "Be A Chemist!" Theme and Program Expansion
/PRNewswire/ -- GSK Science in the Summer™, a free hands-on STEM enrichment program led by The Franklin Institute and supported by GSK, celebrates its 40th...
POP Culture Group Reports Revenue Growth of 65%, Driven by Digital Entertainment Expansion (CPOP)
Strong gains in digital entertainment helped boost revenue and operating income, highlighting a shift toward higher-growth business segments. Key Investor TakeawaysPOP Culture Group reported revenue growth of 65% year over year for the six months ended December 31, 2025.
POP Culture Group Reports Stellar Half-Year Results: Robust Business Growth with Revenue Surging 141% Year-Over-Year
During the reporting period, the Company recorded net revenue of $68,902,790, representing a year-over-year increase of 65% compared to $41,813,266 in the same period of 2024, marking a leapfrog expansion in business scale. Revenue from the digital entertainment segment increased from $37.18 million for the six months ended December 31, 2024 to $66.57...
The Franklin Institute and GSK celebrate 40 years of GSK Science in the Summer™ with a new "Be a Chemist!" theme and program expansion
A free hands-on STEM enrichment program led by The Franklin Institute and supported by GSK, celebrates its 40th anniversary in 2026.