SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " dk " 1,575 found 🔀 AI-powered Shuffle
Wimbledon: The Serena comeback was beautiful, thrilling and probably impossible
Four years after we last saw her on a singles court, it was hard to tell whether Williams' return to Wimbledon was the beginning of a new chapter or an attempt to author a different end.
New health care system director appointed at Montana VA
The Department of Veteran Affairs appointed a new healthcare system director.Kimberly Adkins is responsible for 21 sites of care statewide including a medical c
GTA VI May Be Limited to 30 FPS on Current-Gen Consoles
With the launch of Grand Theft Auto VI rapidly approaching, rumors surrounding the game's launch have been circulating, with some of those predicting that the game's launch will result in a console hardware shortage, more recently, however, Digital Foundry predicted that the new GTA game may not be ...
Samsung's new wide foldable phone revealed in leaked images
The same source also posted photos of the Galaxy Z Fold 8 Ultra and Z Flip 8.
Developer addresses community concerns around Franklin youth sports complex project
The project, proposed by developer BLVD Capital, would transform Brownland Farm, a 233-acre property on Hillsboro Road just outside downtown Franklin, into “The Banks at Brownland.”
Trump taps Keith Sonderling, a longtime ally of business, for Labor Secretary
President Trump nominated acting secretary Keith Sonderling to permanently lead the Labor Department after months of turmoil. Business leaders who backed his candidacy say he has already been steering policy and personnel decisions.
Doctors urge men to prioritize preventative care during Men’s Health Month
One in eight men will be diagnosed with prostate cancer in their lifetime, but many won’t know they’re at risk until it’s too late.
Secret Alchemist, Sarelly and Borntostandout Are Among the Winners of The Business of Beauty Global Awards 2026
From emerging challengers to established disruptors, this year’s Global Awards winners are setting a new benchmark for beauty entrepreneurship.
America's lifespan has doubled since 1776
U.S. life expectancy has doubled since 1776 thanks to vaccines, antibiotics, sanitation and clean water that reduced infectious disease deaths.
Elon Musk shares Armie Hammer comeback film banned in Germany for violent anti-immigrant imagery
Elon Musk shared a link to stream Uwe Boll's 'Citizen Vigilante' in its entirety. The Armie Hammer comeback vehicle was effectively banned from distribution in Germany due to violent anti-immigrant imagery.
Habs Daily: Canadiens Draft Picks, Focus On Physicality, Trades
Here are the Montreal Canadiens and NHL news items you may have missed on a very busy NHL Draft weekend. […]
Gunnar gives back: O's shortstop surprises local kid with specialized cleats
BALTIMORE -- The story of 11-year-old Declan Lefevre’s youth baseball career is inspirational. When Declan was about 4 years old, a doctor noticed his legs were different lengths. And it wasn’t something he would grow out of, either, which is something his parents -- father Jeff Lefevre and mother Nichole
Buffalo Bills Make Decision On Honoring O.J. Simpson
As the franchise transitions to a new stadium, officials confirm the legendary running back’s name will be scrubbed from the Wall of Fame, ending a controversial decades-long tribute.
'Drag Race' star reveals queen dropped out of 'All Stars 11'
Jasmine Kennedie revealed to EW that 'Drag Race' queen Utica dropped out of 'All Stars 11' before filming began — and Utica responds in an exclusive statement to EW.
"This doesn’t represent pre-order data," Xbox disputes reports of PS5 crushing GTA 6 preorder demand
As rumors of a massive sales gap circulate, Xbox sets the record straight on why affiliate clicks are not the same as console sales.
Central NY farm in business for more than 80 years faces costly rebuild after fire
Community members and farmers have rallied to help the farm cleanup and rebuild after a fire destroyed its greenhouses.
Louisiana Art and Science Museum took guests back in time at its annual Dino Day
BATON ROUGE — The Louisiana Art and Science Museum gave guests an opportunity to experience a time long passed at its annual Dino Day on Saturday.
State Street Eating House owner wins women-owned business award at Sarasota ceremony
Owner says she was unprepared for the recognition at the Frank G. Berlin, Sr. Sarasota Business Awards.
CAKE, Smokey Robinson headline annual Memorial Park concert in Omaha on Friday
Crowds began filling the park earlier in the day, with some attendees arriving at dawn to secure their preferred spots.
Moment of Science: Music and Color
Dr. Stefan Wienzierl at TU Berlin studies how the architecture of a classroom or concert hall can impact the quality of music or speech.
See inside Kemba Walker's new youth sports hub
The former Charlotte Hornets star says the academy is about creating opportunities for the next generation of athletes.
Mia Sara reflects on working with ‘weird guy’ Tom Cruise in 'Legend'
Mia Sara recalls working with Tom Cruise in the Ridley Scott film 'Legend,' saying the actor was 'very insecure.'
Celebrate America 250 with Renfro Valley Entertainment Center!
Lexington and Central KY News, Weather, and Sports | WDKY
Mauricio Pochettino reportedly offered contract extension to coach USMNT for another World Cup cycle, through 2030
Iran's Pride Match is about visibility, not politics
Iran’s World Cup match against Egypt has become a test not only of FIFA’s approach to inclusion but also of whether LGBTQ+ Iranians can claim visibility on one of the world’s biggest sporting stages.
Standout transfer edge rusher reportedly off team at SEC school
Was rated as 4-star transfer after entering portal
Supreme Court rules in weedkiller cancer case
Dems want to unmask Eli Lilly's obesity drug user, a new genome-editing tool raises ethics questions, and more health news
Cascades doubles down on business case for sustainability
The fiber specialist laid its path forward in a 2026-2030 sustainability plan. It’s emphasizing supplier vetting and its capacity to assist customers with their sustainability goals as it continues to strive for widely recyclable packaging.
Bayer wins in US court, but at what cost to public health?
A landmark US Supreme Court ruling protects Bayer from thousands of lawsuits linked to its Roundup weedkiller. Plaintiffs alleged the German agrochemical giant failed to warn users about potential cancer risks.
Japan vs Sweden Extended Highlights
Check out the full game highlights between Japan and Sweden in the 2026 FIFA World Cup™. Announced by Darren Fletcher and Owen Hargreaves.
21ALIVE SPORTS DIGITAL EXCLUSIVE: Loyer to the Clippers, TinCaps find second half success
21Alive Sports Director Andy Newman and Weekend Sports Anchor Nia Hinson catch you up on this week’s sports news.
Supreme Court sides with weedkiller Roundup, making some MAHA activists angry
Here's what to know about health concerns surrounding glyphosate and the weedkiller Roundup following a major Supreme Court ruling.
Renewed Dansby Swanson makes Cubs history with 15 RBI across 3 games vs. Mets, including 11 in doubleheader
How Elifin is reshaping the commercial real estate playbook
Elifin is leveraging a decade's worth of proprietary commercial real estate data as well as artificial intelligence to reshape how properties are marketed, analyzed and sold. The Baton Rouge-based … Already an INSIDER? Sign in. Already an INSIDER? Sign in
Scientists find thousands of earthquakes in a perfectly straight line in Alaska, revealing a hidden 'microplate'
Tiny earthquakes that emerge in a strikingly linear pattern revealed the Yakutat microplate, which may be focusing volcano and earthquake activity.
US says China trying to discourage states, businesses from engaging with Taiwan
China has been contacting U.S. states and private firms to discourage engagement with Taiwan and mischaracterising U.S. policy, but links with Taiwan should be expanded, three U.S. government departments said in joint letters.
As Trump kicks off state fair festival, he once again says Iran war is ‘done’
The president made his declaration before a mix of locals and tourists at a scaled-down version of the event after some performers canceled.
'Stone Crazy' Millwood business owner entices neighbors outdoors with crystal searches
Nowadays, the sole proprietor of Millwood’s Stone Crazy crystal shop is enticing today’s youth to follow in her outdoorsy footsteps— quite literally. Since the pandemic, Jenny Dykes has been leaving crystals from her business along Inland Northwest trails to spur others into exploring public lands.
Washington Nationals vs Philadelphia Phillies Game Thread
Follow along as the Nats look to bounce back from yet another heartbreaking loss where the bullpen imploded
New DNA study of Neanderthals bolsters suspicions of human-driven extinction
Analysis of 27 genomes reveals more diverse, better-connected populations and challenges the idea that genetic decline caused their disappearance
Oklahoma ACA insurer Mending to end health plans after this year
A health policy analyst says the move comes amid a broader trend of insurer exits as several federal policy changes fuel declining enrollment.
Brooklyn coffee shop that targeted Jewish congressman faces DOJ probe after reported tax, health code issues
Poetica Coffee owner Parviz Mukhamadkulov donated to scandal-plagued candidate Graham Platner and reportedly faces tax debts and health code violations.
Florida AG launches investigation into CVS Health over pharmacy competition concerns
Florida Attorney General James Uthmeier issued a Civil Investigative Demand to CVS Health Corporation, the owner of the Caremark pharmacy benefit manager and hundreds of CVS retail pharmacies across the state.
England make two changes to face Ghana
England and Ghana have announced their lineups for their second match of the 2026 FIFA World Cup, at 5 p.m. After beating Croatia 4-2 in their opener, Thomas Tuchel made two changes to England’s def...
Here's Why Boston Celtics Failed to Complete Trade For Giannis
The Celtics made a strong offer for the two-time MVP, but he was ultimately dealt to the Miami Heat.
‘Monster Mia’ Set For Coordinated 2,700-Screen Halloween Release Across Europe
EXCLUSIVE: Monster Mia, which world premieres at the Annecy International Animation Film Festival this week, is lining up a 2,700-screen Halloween-timed European rollout involving a myriad of indie di...
Heartland business collecting donations for tornado victims
As the community of Mount Vernon begins to move forward, one local business is stepping up in an effort to aid those impacted by Sunday’s deadly tornado.
Top Republican, 84, Ignores Health Crisis in New Statement
The octogenarian lawmaker has yet to explain his absence from Capitol Hill.
Lamar Jackson ranked No. 2 among fantasy QBs for 2026
Lamar Jackson landed behind Josh Allen and ahead of Jalen Hurts in a 2026 fantasy football quarterback ranking.
George Kittle says Brandon Aiyuk 'still got it' ahead of potential 49ers split
San Francisco 49ers tight end George Kittle said Brandon Aiyuk appeared healthy but alluded to potential extra baggage for the Commanders.
Everything New in iOS 27 Beta 2
Apple released the second beta of iOS 27 today, and as is common with a second beta, there are multiple changes. There are new features and updates to existing features as Apple prepares for a July public beta and a September software launch. Write with Siri There is a new Write with Siri button above the keyboard in Notes, Mail, Messages, and more. It makes it easier to locate the option to use Siri for writing. In the first beta, the Write with Siri tool was only available when selecting text.
Nick’s Picks | Soccer, Elections, Entertainment and More …
World Cup Hits Half Time Kansas City’s contribution to the World Cup reaches its halfway point this week. Thursday's Netherlands-Tunisia match is Game 3 of six at Kansas City Stadium, making it a natural time for a progress report: How are we doing? First up: Have we solved the traffic headaches around the stadium? The
Apple Seeds iOS 27 and iPadOS 27 Second Betas to Developers
Apple today seeded the second betas of iOS 27 and iPadOS 27 to developers for testing purposes, with the update coming a week after Apple released the first betas following the WWDC 2026 keynote. Registered developers can download the betas from the Settings app on the iPhone or iPad by going to the General section and selecting Software Update. iOS 27 introduces Apple's smarter version of Siri, Siri AI.
Apple Approves Production of OLED Panels for Foldable iPhone
Samsung Display has received Apple's approval to begin module production of OLED panels for Apple's first foldable iPhone, according to a report today from TheElec. Citing industry sources, the report says Samsung Display has started operating part of its back-end production lines in Vietnam to fulfill an initial order of around three million panels scheduled for delivery this year.
Cambridge city manager says Wu’s business summits are a ‘wakeup call’
Boston Mayor Michelle Wu has held three economic summits to address issues facing the region. Yi-An Huang has attended all three.
I moved to be closer to my kids and grandkids. I ended up moving back.
Feliz Hebert moved to Connecticut to be near her kids and grandkids, but loneliness and boredom led her back to Cape Cod instead.
From the center of U.K. politics to MAGA: Britain still can’t figure out Steve Hilton
Steve Hilton wants to run California. But the people who knew him best — former colleagues from David Cameron’s Downing Street — remember a barefoot disruptor who blew up every room he walked into. They’re impressed. They’re also a little skeptical.
Series Preview: Milwaukee Brewers @ Cincinnati Reds
Brewers head to Cincy to face Reds
Opinion: Is the role of the Alaska Board of Fisheries sustainability or politics?
The recent decision by the Alaska attorney general’s office to overturn several Area M management proposals raises serious concerns about the state’s commitment to sustainable fisheries management.
Japan takes massive leap in the World Cup Power Rankings
Japan crushed Tunisia in the 1,000th World Cup game ever played and are looking like a legitimate contender this summer.
Belgium projected lineup vs. Iran in 2026 World Cup
Belgium started the World Cup with an underwhelming 1-1 draw against Egypt, and it will try to bounce back against Iran without one of its star players.
NYT Pips hints, answers for June 20, 2026
Stuck on Easy, Medium, or Hard? We have everything you need right here.
White House Creates a UAP Science Council
Below is a transcript of an interview I just had with Elizabeth Vargas on NewsNation. Her questions are labeled below by EV and my answers…
Indiana football lands commitment from 2027 linebacker Jalaythan Mayfield
Indiana football’s recruiting momentum carried it past Georgia and Miami on Friday afternoon in landing Mayfield.
A mom asked for a free business-class upgrade for her son — and the Delta flight attendant handled it like a pro
Reddit users cringed, but it took a true professional to nail the response.
Raiders’ Klint Kubiak shuts down Kirk Cousins-Fernando Mendoza narrative
Las Vegas Raiders coach Klint Kubiak made his stance clear on the quarterback competition between Kirk Cousins and Fernando Mendoza.
Unique drill shows Brian Daboll's creative approach with Titans
A video from Titans practice showcased Brian Daboll's creative drill designed to improve the Titans' offensive playmaker's awareness.
Ravens' linebacker Trenton Simpson is poised for a breakout season
With Teddye Buchanan continuing his recovery, Trenton Simpson has taken advantage of increased opportunities this spring.
Former Jets continue following Robert Saleh to the Titans
Another former Jets player has joined the Titans.
Headkrack has the latest in entertainment headlines
He talks Streamer Univeristy, Lebron James, and Russel Wilson & Ciara
Two sides of a political chasm share one fear in Colombia’s presidential race: A return to the past
More than 10 million people are victims of the harshest acts of violence in Colombia’s six decades of armed conflict
Georgia Republicans choose Collins for Senate and Jackson for governor, a mixed result for Trump
Georgia Republicans delivered a split decision for Donald Trump in Tuesday runoffs, opting for the president’s preferred U.S. Senate candidate but rejecting his choice for governor in favor of a billionaire first-time candidate who spent freely from his personal fortune to win the nomination.
Georgia Republican leaders nix redistricting plans amid pushback
Republican leaders feared the issue would give Democrats an effective issue to campaign on during the midterms.
The Unitary Executive Takes Over New Territory
The Trump administration's theory of how the federal government should work is a threat to American science.
DC voters face a new political era without Eleanor Holmes Norton, after her 18 terms in Congress
For the first time in a generation, Washingtonians are waking up to a general election lineup that doesn’t include Eleanor Holmes Norton as delegate
Trump cancels hearing for intelligence chief pick, says Pulte will remain
The president linked the move to his efforts to pass voting restrictions and said Jay Clayton’s hearing would be delayed until his replacement as U.S. attorney is confirmed.
In Georgia’s Capitol, Republicans' redistricting session to begin without maps
Georgia is the next Southern state where Republicans are convening to redraw political districts in ways that could diminish the political power of Black and other nonwhite voters
Disney's 'Hexed' teaser trailer promises a witchy coming-of-age adventure
Hailee Steinfeld and Rashida Jones lend their voices to Disney's big holiday release.
'The system is critically stressed': San Andreas and San Jacinto faults scarily close to major earthquake, study finds
The San Andreas fault and a neighboring fault in Southern California have reached their highest levels of tectonic stress in 1,000 years, and a rupture at one fault could propagate to the other, researchers found.
Report: Giannis Antetokounmpo willing to extend with Boston Celtics
"I think the Celtics are going to be very, very cautious with making any firm offer," said ESPN senior reporter Brian Windhorst.
Shane Bowen a welcome addition to Patriots coaching staff
Bowen was hired as a defensive analyst in April.
Thanks For Making Me 12th Highest on Substack’s List Of “Rising” Business- and Economics-Related Newsletters
A big thank you to those of you who upgraded to paid subscriptions to read my two most recent paid memos: https://richardkatz.substack.com/publish/posts/detail/201675746?referrer=%2Fpublish%2Fposts%2Fpublished and https://richardkatz.substack.com/publish/posts/detail/201774434?referrer=%2Fpublish%2Fposts%2Fpublished As a result, total paid subs rose by 5.6% over the past seven days. And that put me at 12th on Substack’s list of “rising” newsletters in business and economics. “Rising” means those with the biggest percentage increase in revenue from subs over a short period of time. Of course, as is often the case with the issues I discuss, this is a good-news/not-so-good-news story. The good news is a rush of new subs. The caveat is that it’s easier to get a big percentage increase when the base is relatively small. I have enough paid subs to be in the initial rank of Substack’s “best seller list,” but a way to go before enough of the 12,000 subs to Japan Economy Watch are paid subs. For most hybrid newsletters—a combination of free and paid posts—2-7% of the total subs are paid. 5% is my initial goal. If you gain insight from reading this blog, please join those who’ve already upgraded; help me reach 5%—and beyond. Subscribe
Unexpected Brewers success against star pitchers, like Blake Perkins
Blake Perkins has amazing numbers against Phillies star Christopher Sánchez in a small sample, and these other surprising Brewers also dominated aces.
Saudi Arabia sports minister vows affordable and safe World Cup in 2034
Saudi Arabia's Sports Minister says the kingdom will work with FIFA to ensure ticket affordability and fan safety for the 2034 World Cup, amid regional instability and lessons from this year's finals in North America where costs have been a concern.
How J.D. Vance Found His Way to Catholicism
Politically and spiritually, the vice president has been on a journey.
Kemp, Trump flex their political muscles days ahead of Georgia’s runoffs
Donald Trump and Brian Kemp broke their silence in two of Georgia's most prominent Republican races.
A new chapter begins for Football Italia
Football Italia is proud to announce the launch of a brand-new YouTube project that brings you even closer to the biggest stories in Italian football.As part of our expanded coverage of Serie A and th...
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
An AI startup founder is trying to vibe code his own "Grand Theft Auto" game
Can Claude deliver a viable GTA ripoff before the most hyped game of all time releases this November?
Georgia man accused of forging check from local Iowa livestock business
Authorities said he forged a check for more than $14,000.
Old McDonald’s Farm celebrates forty years in business
Old McDonald’s Farm to many is an old nursery rhyme, but to folks in Sackets Harbor, it’s so much more.
104.5!? Jacob Misiorowski sets velocity record in unbelievable first inning
Jacob Misiorowski delivered arguably the most ridiculous inning by a starting pitcher ever in the first inning against Philadelphia