SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " sky " 2,065 found 🔀 AI-powered Shuffle
Inside Gophers coach P.J. Fleck’s ‘crazy’ moment after Washington win
SEATTLE — P.J. Fleck got a little carried away in the immediate on-field celebration after the Gophers’ 27-24 win over Washington on Saturday. Linebacker Maverick Baranowski had just sealed the win in the Big Ten opener with a final-play tackle on Huskies receiver Dezmen Roebuck at Husky Stadium. Roebuck’s cleat slid up into Baranowski’s helmet and bloodied his mouth. Fleck then hugged one of ...
A Stress-Free International Break For Sunderland? Not A Chance
Having so many players on international duty is often risky, as injuries suffered by Dan Ballard and Brian Brobbey show.
Premier League demand FIFA reform in joint statement against Infantino
The Premier League is set to join the Bundesliga, La Liga and Serie A in calling for urgent reforms to FIFA’s governance as pressure on president Gianni Infantino continues to grow, Sky Sports repor...
Trump claims stunning casualty numbers in Russia-Ukraine war
Trump claims 25,000 people died last month in the Ukraine-Russia war and reveals he pushed Volodomyr Zelenskyy to settle with Vladimir Putin.
Trump declines to say if Ukraine can manufacture Patriot missiles to fend off Russian attacks
President Donald Trump declined to say if he agreed to allow Ukraine manufacture Patriot missiles a day after Ukraine’s Volodymyr Zelensky reported he would.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Over 70% of US Coastal Areas Are Sinking Faster Than 1 Millimeter a Year
Action is needed now.
Triangle business openings this fall: Quail Corners, Downtown Durham and more
From a Warehouse District dance floor to a North Raleigh arepa counter, here’s what is opening this fall.
Lakers Insider Reveals Biggest Problem Entering This Season
The Los Angeles Lakers are hoping that the risky offseason of controversial moves will work out behind Luka Doncic as the top star. Losing talents like LeBron James, Rui Hachimura, and Luke Kennard is not a good thing for any NBA team. However, the Lakers decided to invest in younger talents that they believe fit […] The post Lakers Insider Reveals Biggest Problem Entering This Season appeared first on HEAVY.
Utah truckers fear cost of diesel fuel may run them out of business
Truckers across Utah watched the price of diesel fuel skyrocket to $6.60 a gallon this week. The price is a record high in Utah, and has some truckers fearing they may have to shut down their businesses.
His melancholy Taylor Swift videos have captivated millions. Fans call the feeling getting 'gregged'
Greg Marzinsky's simple, cinematic cityscapes have inspired a legion of fans who can't help but be moved by his content.
Cook Political Report sees Anna Paulina Luna, María Elvira Salazar in risky territory, opens CD 22 as a jump ball
2 GOP incumbents now sit in 'Lean R' territory, while an open race Republicans wanted to flip is a 'Toss Up.'
NASA’s Swift Powers On Third Instrument, Restarts Automated Slewing
NASA’s Neil Gehrels Swift Observatory has resumed use of its third science instrument and automatically repointing to examine new high-energy flashes in the sky.
Cole Palmer: England boss Thomas Tuchel questions how desperate Chelsea forward is to play for Three Lions
Cole Palmer withdrew from England squad with a fitness problem for the second time since Thomas Tuchel took charge; Palmer has played three times for England under Tuchel; Follow England vs Spain on Sky Sports website and app on Saturday
Business & Education Partner at Unique CTE Center - KOBI-TV NBC5 / KOTI-TV NBC2
KLAMATH FALLS, Ore.—A career and technical education Center in Klamath County is bringing high school students, healthcare employers and higher education together to build the region’s future workforce. It started with a simple idea, get students into the workforce and give Klamath Falls-area employers a chance to prepare them. The Career and Technical Education Regional […]
Fall 2026 Collaboratorium Connects Midwest Researchers with Business Expertise - Polsky Center for Entrepreneurship and Innovation
Bringing together scientific innovation and business talent from four leading Midwestern universities, the Fall 2026 Collaboratorium will feature 18 teams developing technologies in health care, energy storage, quantum computing, semiconductors, advanced materials, robotics, and more. Founded at the University of Chicago, the Collaboratorium now also features researchers from Northwestern University, Purdue University, and the University
Zelenskyy says he urged Trump to enlist China’s help in ending Russia’s invasion
Zelenskyy told reporters he has not yet received feedback from the White House
NFL gameday: Brock Purdy 'in prime' for San Francisco 49ers, Patrick Mahomes chases Tom Brady record and Dexter Lawrence leads Cincinnati Bengals Super Bowl charge
Watch the Los Angeles Chargers against the Buffalo Bills exclusively live on Sky Sports from 5.30pm on Sunday, before the Dallas Cowboys face the Baltimore Ravens in the first NFL game to be played at the Maracana Stadium in Rio de Janeiro, Brazil from 9.25pm
Gurucul Launches AI Risk and Response to Detect and Stop Risky AI Behavior Before It Escalates
LOS ANGELES, Sept. 25, 2026 — Gurucul has announced the general availability of Gurucul AI Risk and Response, bringing behavioral AI to the growing attack surface created as AI moves from assistant to actor. With hundreds of AI detections connecting activity to identity, access, data and broader security telemetry, the solution helps SOC and Insider […]
Wilonsky: Dallas’ plate of entertainment, shot of enforcement
Dozens of venues claiming they’re really restaurants are being cited by Dallas City Hall for being bars.
Quantum Sky Names Three EVPs for Business Groups
Quantum Sky appointed Samantha Moore, Jessica Merriam and Nicole Gibson to lead business groups organized around federal markets.
Allison Schrager: We’re all AI investors now, and that’s risky
Like it or not, we are all betting on AI taking over the economy. In the last 40 years, the U.S. has become a nation of stock investors. On the
Barcelona's Dani Olmo set for Bundesliga return at Bayern?
FC Bayern Munich are apparently taking a closer look at former RB Leipzig talisman Dani Olmo as a future transfer target.According to the British version of Sky Sports, the gifted FC Barcelona star co...
EXCLUSIVE: DHS Secretary Mullin slams sanctuary politicians as attacks on ICE officers skyrocket
Assaults against ICE officers surged 1,649% since Trump took office, with DHS Secretary Markwayne Mullin blaming sanctuary politicians and anti-ICE riots.
Small Business Spotlight: Cakewalk Chicago Helps Bakers Turn Their Skills into Income - Polsky Center for Entrepreneurship and Innovation
For many people who walk into Cakewalk Chicago, a cake is more than something to bring to a party. It is an order to fill, a customer to keep, and income to support their family. That is what Lori Parrett sees from behind the counter of the Beverly baking supply store she has spent 24
Jamie Chadwick tests F1 car for first time with Williams run in Portugal in 'best day of my life so far'
Three-time W Series champion and Sky Sports F1 pundit completed 32 laps in Williams 2025 car in the Algarve this week; watch the full story of Jamie Chadwicks Williams test across Sky Sports F1s coverage of the Azerbaijan Grand Prix
Healthcare clash emerges on CT campaign trail. Businesses say it’s the biggest issue in the state.
The skyrocketing costs of healthcare have risen to the point that both the state and federal governments have been unable to fully solve it.
Italy: Entertainment & Media sector surges past €54bn
Italy’s Entertainment, Media and Telecommunications (EM&T) market expanded by 2.9 per cent in 2025 to hit €54.9 billion, up from €53.4 billion in 2024. According to PwC, the broader sector is projected to maintain a compound annual growth rate (CAGR) of 3.1 per cent over the next five years, reaching €63.9 billion by 2030. Italy’s […]
Virgil van Dijk: Liverpool captain slams Dutch reporter following claims he forced Ronald Koeman to change World Cup tactics
Virgil van Dijk claimed media in the Netherlands had said that he had ruined Dutch football after allegedly telling Ronald Koeman to change formation during the World Cup; Koeman switched to a back five against Morocco, but would be eliminated on penalties
England vs Spain: Anthony Gordon backs Thomas Tuchel's 'DNA' comments about possession and calls on Three Lions to focus on their strengths
Thomas Tuchel said control with possession is not in the DNA of England players after World Cup loss; Anthony Gordon agreed, explaining inbuilt ability for Spanish players; winger calls on England to focus on own strengths; Follow England vs Spain on Sky Sports website and App on Saturday
Yankees front office makes an appearance on ‘Survivor’
Yankees front office representative Mike Pinsky makes an appearance on ‘Survivor.’
Zelenskyy, at UN, urges leaders to keep choking Russia’s revenues
“When someone gives Russia more money through trade, they give this war more time," he said
Zelenskyy, at UN, urges leaders to keep choking Russia’s revenues
“When someone gives Russia more money through trade, they give this war more time," he said
Zelenskyy, at UN, urges leaders to keep choking Russia’s revenues
“When someone gives Russia more money through trade, they give this war more time," he said
Plimsoll Studios Promotes Andrea Jackson To Oversee Talent Strategy
EXCLUSIVE: Plimsoll Studios, the company behind Disney+’s Pompeii: Out of Time with Tom Hiddleston, has a new head of talent strategy. The company, which also produced Netflix’s Skyscraper Live with A...
Little Rock, Kapor Center to develop startup businesses
The city of Little Rock will partner with the Kapor Center on a multi-year project to work with "gap-closing" startup businesses to solve financial stability, housing, health care, education and workforce development challenges, according to a Wednesday news release.
Chatbots are still falling short in mental health conversations with kids
Chatbots will sometimes offer up diagnoses or risky advice, a new study found, despite claims from AI companies to have improved safety.
GUTS Deadline Alert: Levi & Korsinsky Reminds Fractyl Health, Inc. (GUTS) Investors of Securities Class Action Deadline on October 20, 2026
/PRNewswire/ -- Levi & Korsinsky, LLP notifies investors in Fractyl Health, Inc. (NASDAQ: GUTS) that a class action lawsuit has been filed on behalf of...
Disney moves consumer products to entertainment division
Cathleen Taff and Lisa Baldzicki take on new roles
Disney moves consumer products from experiences to entertainment division
Cathleen Taff and Lisa Baldzicki take on new roles
Andy Murray set to face Rafa Nadal for first time in 10 years in Rafa Nadal Academy Slam
Andy Murray will take part in the 10-year anniversary celebrations of Rafa Nadals tennis academy; It will mean the pair meet on the court once again for the first time in 10 years; Murray is captaining a team, with Nadal skippering the other
Mikel Arteta to begin new era at Arsenal as club eye Premier League dominance and Champions League success
Mikel Arteta has agreed a new contract as Arsenal manager following their Premier League title triumph last season; Gunners boss has overseen a remarkable transformation of the club since his arrival in 2019, so can he build on their success?
Someone else's medical emergency is not your entertainment, get out of the way
While hot sun shines down, there is no wind and not a cloud in the sky — thousands rally to support the Northwest Bearcat football team each time it plays
Isack Hadjar confirmed as Max Verstappen's Red Bull team-mate for 2027 Formula 1 season ahead of Azerbaijan Grand Prix
watch Thursdays practice sessions for the Azerbaijan Grand Prix at 9.30am and 1pm, live on Sky Sports F1
Roberto Mancini returns as Italy head coach but can the Azzurri recover from lowest ebb with a youth-inspired revolution?
Roberto Mancini is back as Italy head coach after a second spell; the former Man City boss won Euro 2020 with the Azzurri, who have not qualified for the last three World Cups; With exclusive insight from Gianluigi Donnarumma, Sky Sports Sam Blitz analyses the road back for Italy...
Man Utd, Neville and how the media agenda is set
Gary Neville setting the media agenda when it comes to Manchester United is not a new thing. One instance was in December 2021, after a poor first-half performance against a struggling Newcastle side when Ralf Rangnick's side trailed 1-0 at the break. "They're a bunch of whinge-bags," Neville said at half-time on Sky Sports.
Science teacher in Searcy takes lesson to the skies
Brett Baker was in his second year teaching as an 8th-grade science teacher at Ahlf Junior High School in Searcy when he decided to demonstrate gravity to his students by going skydiving.
Scott Gardner: We were outstanding
Leeds United Under-21s boss Scott Gardner spoke of his pride in his ‘special group’ after a 4-3 EFL Trophy victory over Sky Bet League One Barnsley.Cheered on by nearly 400 travelling fans, the Ac...
Childhood trauma linked to risky health behaviors in late adolescence
Experiencing childhood trauma appears to increase a young person's likelihood of smoking, substance use and developing unhealthy eating habits by contributing to behavioral problems during adolescence, such as impulsivity and poor self-control.
Florida's College Football Playoff Odds Skyrocket After 3-0 Start
Surging metrics give the Gators a fighting chance in a crowded SEC. With a crucial Ole Miss showdown looming, Gainesville braces for a gauntlet that could define their season.
Light pollution’s ‘transformation of night’ requires prompt action
Science historian Sara B. Pritchard describes a massive spike in the amount of artificial light in the 21st century, with light pollution increasing by nearly 10% annually between 2011 and 2022.
Tom Brady, Kirk Cousins, Fernando Mendoza and the Las Vegas Raiders' surprise start to the NFL season
Sky Sports NFL presenter Neil Reynolds explores the early impact of Kirk Cousins in leading the Las Vegas Raiders to a surprise unbeaten start through the first two weeks of the season; Cousins starred in Sundays win over the Los Angeles Chargers as he plays mentor to Fernando Mendoza
AG Rob Bonta reaches settlement with Paramount/Skydance’s David Ellison over entertainment mega-merger with Warner Bros.
After clearing a state antitrust lawsuit with minor concessions, David Ellison pledges to keep the combined media empire in LA. By Sarah Lin Major California AG Rob Bonta settled an antitrust lawsuit against Paramount and Warner Bros., securing commitments from David Ellison to keep operations in Los Angeles.
Birds on the Move: Awe at the Wonders Overhead
Migrating birds like geese and ibises often fly in a V formation. It’s a memorable sight for birdwatchers looking up into the sky.
Tottenham's Martin Dubravka plan revealed after Antonin Kinsky struggles
Football Insider exclusive as Tottenham goalkeeper Antonin Kinsky applauds, while Martin Dubravka watches from a circular inset.
Health dept. gets $300K for youth mental health
'Our goal is to improve the health, wellness of the community'
Florida Chamber gives JB Pritzker 'runner-up' for 'Economic Developer of the Year' award on Chicago billboards
Florida Chamber of Commerce billboards along Chicago's Stevenson Expressway dub Gov. JB Pritzker the runner-up "Florida Economic Developer of the Year."
Kayak Clarifies Position in Business Travel Marketplace
Kayak for Business is looking to broaden its appeal beyond its enterprise configuration with Blockskye, targeting SMEs as well as large clients. SVP Eva Fouquet told BTN's Elizabeth West the company also is pursuing a hybrid strategy, developing AI capabilities while maintaining traditional online booking options as traveler trust develops.
Dodgers’ plan for Shohei Ohtani is unnecessarily risky
Once again, it sounds as if Ohtani is determined to squeeze in as many at-bats as possible, and once again, it sounds as if the Dodgers will let him try.
Inside The Macallan: The Science Behind 80% of Your Whisky’s Flavour
You may already appreciate the joy of sitting down with a dram of top-quality single malt scotch whisky, but much of that signature flavour comes not from the distillation itself, ...
Access Health CT Revises Open Enrollment Dates For 2027
Access Health CT is Connecticut’s official health insurance marketplace, where residents can shop, compare and enroll in health and dental plans. It is also where eligible customers can get financial help and enroll in low or no-cost insurance through HUSKY Health Programs (Medicaid and the Children’s Health Insurance Program (CHIP)) or the Covered CT Program
"Can and will happen": A deadly ‘tsunami from the sky’ could soon hit the US, warn experts
The recent disaster in Nepal may be a warning of what's to come for the rest of the world
Read Paramount CEO David Ellison's memo after settling WBD lawsuit
Paramount Skydance's CEO confirmed to employees that the company had settled the lawsuits that were holding up its deal to buy Warner Bros. Discovery.
Paramount reaches deal with states to settle their case challenging Warner buyout, AP source says
A person familiar with the matter told The Associated Press that Skydance-owned Paramount has reached a settlement with a group of state attorneys general that had sued to challenge the company’s...
Do Coventry City 'have enough to stay up' this season?
Coventry City fan Conna Chahal believed his club "might struggle in this league" after their 5-0 defeat by Brighton on 13 September, but Saturday's hard fought 1-0 win over Nottingham Forest has changed his thinking. It had been 9,287 days since the Sky Blues last tasted victory in the Premier League, so the result had been a long time coming for the club's loyal supporters. "Do not underestimate how big that three points is for Coventry City," said Chahal, who provides analysis and reaction videos as part of BBC Sport's Fan Collective.
Trump set to press Zelenskyy at UN to agree energy ceasefire with Russia
President to meet Ukrainian counterpart in New York as Ukraine steps up attacks on Russian energy sector
Zelensky said Trump agrees to speak in New York for diplomatic meeting
Ukrainian President Volodymyr Zelensky announced plans for a high-stakes meeting with President Donald Trump in New York. As the Ukraine-Russia war continues for more than four years, the U.S. has provided support valued at billions. Zelensky and Trump have had a strained relationship as the U.S. president balances relations with Ukraine and Russian leader Vladimir […]
Small Business Using AI are Hiring Faster - Small Business & Entrepreneurship Council
By Rieva Lesonsky – A report from Gusto by Nich Tremper and Tom Bowen found that small businesses increasingly use AI to build and grow their companies. Almost two-thirds of startups used AI to make their launch easier. Small businesses are using AI to increase productivity and grow revenue. And companies that embraced the technology […]
Scientists Release Details About Moon's New Massive Crater
It's easy to think of the Moon as the static constant companion in the night sky. Its face hasn’t visibly changed in millennia, and always faces us with the same side. But looks can be deceiving, as our closest companion is constantly bombarded by asteroids and comets that make small craters across the lunar landscape. While they might not be large enough for us to see with our naked eye, professional Moon watchers can pick up on them. And a recent paper published in Science Advances, describes the largest ever found in modern times.
Dawg Sports on the Radio
There’s only one thing better than watching a dominant Georgia Bulldog victory, and that’s reliving a dominant Georgia Bulldog victory. That’s why I’ll be listening to MaconDawg’s skydiving instructor (you land safely or your next jump’s free!!!) on WFOY in St. Augustine(102.1 FM/1240 AM) this evening around 6:45 pm Eastern to talk Georgia Bulldog football on […]
Dove Cameron On Vampires, John Cena & Refusing To Wear Gauchos
Dove Cameron shares her thoughts on aliens, skywalkers, and mythical creatures for NYLON 19.
Trump and Zelenskyy set for UNGA talks
With wars in Ukraine and Iran looming over the UN gathering, Trump faces a packed diplomatic agenda as Zelenskyy seeks talks on peace, Gulf leaders push for an end to the Middle East conflict...
Parental gambling linked to poorer health and educational outcomes for Australian children
New Australian research has found that risky parental gambling is associated with poorer physical health, mental health and educational outcomes among children, highlighting the need to recognize gambling ...
This Chicago prof believes we are living on borrowed time, but it was his controversial life expectancy firm that died
A court fight between Abacus and Coventry puts former UIC professor S. Jay Olshansky’s life expectancy projections and defunct firm under scrutiny.
These are the Hubble Space Telescope's most spectacular images of our Solar System | BBC Sky at Night Magazine
The Hubble Space Telescope's best images of the planets, moons, comets and other celestial bodies of our Solar System.
England latest: Cole Palmer withdraws from Thomas Tuchel's squad ahead of long international break
Cole Palmer was recalled to Thomas Tuchels squad after being snubbed for the 2026 World Cup; Palmer has scored four goals in seven games this season for Chelsea; Palmer had previously stated he felt back to his best after an injury-hit 2025-26 campaign
'Keep the belief - that's been a big message'
Coventry City matchwinner Jay Dasilva has told BBC CWR his goal against Nottingham Forest secured the Sky Blues "a massive win going into the [international] break". "The boys have been giving me stick for a while so I'm happy to finally score," said the defender.
Alexander Blessin set to become Borussia Mönchengladbach head coach
Borussia Mönchengladbach are close to appointing Alexander Blessin as their new head coach, reports Sky Germany. The former St. Pauli head coach will soon replace the recently departed Eugen Polansk...
Michael Carrick believes Man Utd can still have big season despite equalling club's worst Premier League start- Paper Talk
Latest transfer news and headlines include: JJ Gabriels reason behind wanting to leave Manchester United; Andoni Iraola continuing to want more from Alexander Isak despite his winning goal against Bournemouth; Martin ONeill ponders his future as Celtic boss
Skyy Moore May Have Solved Packers' Special Teams Problems
Skyy Moore’s explosive 208-yard performance against the New York Jets shattered years of stagnant returns for the Green Bay Packers.
Ukrainian President Zelenskyy says he spoke with President Trump
In a social media post, Zelenskyy said the meeting "could change a lot" and that he and Trump "got through a lot" during their discussion.
Science 4 Everyone: Why is the sky blue?
Storm Team4 Meteorologist Ryan Miller answers an age-old question: Why is the sky blue?
Science 4 Everyone: Why is the sky blue?
Storm Team4 Meteorologist Ryan Miller answers an age-old question: Why is the sky blue?
'There must be peace': Zelenskyy, Trump set up New York meeting in phone call
The Ukrainian president thanked Trump for signing the Lindsey Graham sanctions bill into law.
Why politicians should pay more attention to the polls (reprise)
Welcome to the 231st edition of The Week in Polls (TWIP), a polling newsletter that always welcomes new readers. So please don’t keep TWIP a secret; share it with your friends and colleagues: Share The Week in Polls With all the stories swirling around Reform, JL Partners and political polling, I am finally tearing myself away from talking about the regulation of polling this week - and instead re-running a previous piece reminding us why the solution to problems with polls isn’t simply to ban or ignore them. Rather, we need them to play a vital role in making our politics - and politicians - better. This is followed by summaries of the latest national voting intention polls, seat projections from MRPs and the most recent party leader ratings. Subscribers who pay for the full edition can also read ten insights from the latest polls and analyses, including: A trio of organisations and a pair of professors have been casting their eyes over the Liberal Democrats ahead of the party’s autumn conference; What impact did the summer heatwave have on views on climate change? and Which wins out between chocolate and cheese? If you are not yet a paid subscriber, you can read all ten by starting a free trial now: Get FREE 7-day trial For more polling news as it comes in ahead of next week’s edition, you can also follow The Week in Polls on Bluesky. Picking up on my doubt last week about whether or not 35% of British train travellers have tried to order a takeaway for delivery to a railway station or carriage, thank you to reader Iain, who has been in touch to say he has done just that… in India. Another quick pair of updates, this time on the controversies around Reform and polling. Politico has a further scoop - “Farage aide caught in donor sting attended Egypt retreat with JL Partners” - and Ian Dunt has written about the problems with polling too: “Seeing the response of many polling experts in the last few weeks suggests that they are nervous about what is happening and keen to mitigate against it. Seeing the response of journalists, which has been basically non-existent, suggests the precise opposite.” My usual reminder as well: please do hit reply if you’ve spotted a poll, focus group or new piece of poll-based research that you think should be in contention for coverage in a future edition. Thank you! And with that, on with the show. How politicians get public opinion wrong I have written before about the benefits that come from widespread availability of high-quality political polling. We need more polls and more good coverage of polls. However, what I’ve not dug into before is the research into how accurately politicians estimate public opinion on issues. Thankfully we have academic research to tell us. First, the bad news: We present results from a study of 866 politicians in four countries.1 Politicians were asked to estimate the percentage of public support for various policy proposals. Comparing more than 10,000 estimations with actual levels of public support, we conclude that politicians are quite inaccurate estimators of people’s preferences. They make large errors and even regularly misperceive what a majority of the voters wants. Politicians are hardly better at estimating public preferences than ordinary citizens. Walgrave, S., Jansen, A., Sevenans, J., Soontjens, K., Pilet, J.B., Brack, N., Varone, F., Helfer, L., Vliegenthart, R., van der Meer, T., Breunig, C., Bailer, S., Sheffer, L. & Loewen, P.J. (2023a), “Inaccurate Politicians: Elected Representatives’ Estimations of Public Opinion in Four Countries”, The Journal of Politics, 85(1): 209-222. The bad news is not quite as bad as that makes it sound because, when asked whether the majority of public opinion was for or against various policies, politicians picked the wrong option ‘only’ 29% of the time. However, this included getting it wrong even when public opinion is far from evenly split on an issue: They do not only get it wrong when the public is divided and hard to read (e.g., when there is a 51%:49% distribution). Seventy percent of the misplacements occur for policies with a relatively clear distribution of at least 60% (dis)agreeing citizens. Moreover, the public scored only slightly worse than politicians, picking the wrong option 2.7 out of 8 times on average, compared with 2.3 times for politicians. Turning to the other measure of accuracy (not which side is in the lead but what the percentage support is for each side), politicians on average were 18 percentage points out in their guesses. Again, this was only slightly better than the public, whose error came in at 21 percentage points.2 Further research, using the same mix of countries, gives a little more comfort about how (in)accurate perceptions are: We show that politicians have a better understanding of public opinion when they think the issue matters to voters. Further, when an issue is personally important to politicians they more accurately estimate their party supporters’ opinions. The results confirm that politicians hold more accurate perceptions of voters’ preferences when they think it is important to do so but not necessarily when the issues actually are important to voters. Butler, C., Walgrave, S., Soontjens, K. & Loewen, P.J. (2024), “Politicians are better at estimating public opinion when they think it is more salient”, Party Politics: 1–13. Even so, it’s not a good picture. The remedy for this? Politicians should spend more time reading the polls. So forward this newsletter to someone you know… Share For a more general argument against banning polls, see my 2024 piece. Is “Let Bartlet Be Bartlet” good advice or not? The latest episode of my Political Fictions podcast heads across the Atlantic for a dip into one of the political TV classics: Mark and Cory talk about a giant of American political drama for the first time this week, as they tackle The West Wing. They talk about Let Bartlet Be Bartlet, the nineteenth episode of series one. In it, Mark wonders if The West Wing is actually the epitome of the “Boris Johnson school of politics”, Cory outmanoeuvres Mark into confirming we will record a Christmas Special about Love, Actually and they debate whether the central message of this episode has been misunderstood. Cory’s email newsletter is Paperback Rioter and Mark has a family of email newsletters. Subscribe to our newsletter for some additional bonus content and to get alerted whenever a new episode comes out. Our theme tune is “Monkeys Spinning Monkeys” by Kevin MacLeod/incompetech.com and licensed under the Creative Commons: By Attribution 4.0 License. You can also listen to our episode on Apple Podcasts, Spotify, the web or YouTube. Elsewhere from me… [ A Lord's Eye View How to fix the problem of money in our politics Welcome to my latest update on work in the House of Lords. This time I am taking a look at how our political system is regulated, and the protections we need to keep democracy safe from becoming simply a contest to see who has the biggest bank account… Read more 5 days ago · 3 likes · 2 comments · Mark Pack ](https://lordseyeview.substack.com/p/how-to-fix-the-problem-of-money-in?utm_source=substack&utm_campaign=post_embed&utm_medium=web&embedding_publication_id=1269283) If you spot a factual error… Borrowing an idea from Stuart Ritchie and others, if you spot a factual error in an edition of this newsletter, I will give you a free 12-month subscription to the paid-for version (or an extra 12 months on your existing one). Factual errors qualify, but grammatical errors or disagreements over interpretation do not, and my decision is final. Messages about both of those are always welcome, though. Voting intention and leadership ratings Here are the latest voting intention polls from different pollsters. It is all pretty static at the moment, with a small and consistent Labour lead in nearly all the polls. The table is also online here, along with explanations about what is included. It is updated regularly throughout the week as new polls are released. Next are the seat projections from MRPs, also sorted by fieldwork dates, listing those which are based on dedicated fieldwork (rather than models based on averages of other polls). Because such MRPs are published infrequently, some of the entries below are quite old. Finally, here is a summary of leadership ratings, with a graph from PollCheck: Detailed numbers from the latest polls are online here, and both that and the graph are updated regularly throughout the week as new data comes out. For historical figures on both voting intention and leader approval stretching back to the 1930s, including Parliamentary by-election polls, see PollBase. Catch up on the previous two editions [ ](https://theweekinpolls.substack.com/p/a-crisis-point-for-political-polling) [ A crisis point for political polling Sep 13 ](https://theweekinpolls.substack.com/p/a-crisis-point-for-political-polling) [ Read full story ](https://theweekinpolls.substack.com/p/a-crisis-point-for-political-polling) [ ](https://theweekinpolls.substack.com/p/extra-questions-about-the-polls-in) [ Extra questions about the polls in Reform’s funding scandal Sep 6 ](https://theweekinpolls.substack.com/p/extra-questions-about-the-polls-in) [ Read full story ](https://theweekinpolls.substack.com/p/extra-questions-about-the-polls-in) My privacy policy and other legal information are available here. Links to purchase books or other items are usually affiliate links which pay a commission for each sale. Quotes from social media messages are occasionally lightly edited for punctuation and clarity. If you are subscribed to other email lists of mine, please note that unsubscribing from this one will not automatically remove you from the others. If you wish to be removed from all my lists, simply reply to this email to let me know. A quintet of Lib Dem polling analyses, and 9 other polling insights you shouldn’t miss The following ten findings from the most recent polls and analyses are only for subscribers who pay for the full edition, but you can sign up for a free trial to read them straight away. Ahead of the start of Liberal Democrat conference, we have a trio of organisations and a pair of professors with pieces out about Ed Davey’s party:
Rising gas prices frustrate voters. Trump says it’s an ‘inexpensive price to pay’ for the Iran war
Voters across the nation say skyrocketing gas prices are causing financial hardships for their families.
Rising gas prices frustrate voters. Trump says it's an 'inexpensive price to pay' for the Iran war
Voters across the nation say skyrocketing gas prices are causing financial hardships for their families.
Rising gas prices frustrate voters. Trump says it's an 'inexpensive price to pay' for the Iran war
Voters across the nation say skyrocketing gas prices are causing financial hardships for their families.
Board risky trainees at an Oglesby business?
There is a shortage of workers trained to install big solar systems, so the industry is turning to ex-convicts and other risky candidates to do the jobs. An Oglesby company is taking that to the next level.
Memphis Tigers handle business against UT Martin
The Memphis Tigers were on a roll against the UT Martin Skyhawks with a 45-21 victory.
‘Skyrocketing’ diesel prices impacting area businesses
The average price of diesel fuel in the Scranton/Wilkes-Barre/Hazleton market rose to $6.52 as of Thursday — up about $2.50 from last year and nearing the record high of $6.62 set in May 2022.
UW Offense Finds Groove in 48-16 Rout of EWU
Washington advanced to 3-0 on the year by thumping in-state foe Eastern Washington to a tune of 48-16. The victory completes a turbulent, but successful, non-conference slate. There was an uneasiness sweeping over Husky Nation as the weekend approached. Fear of defeat wasn’t particularly a factor, but more so, how the victory would look. Another […]
Postgame Quotes: “Shows That We Have a Great Squad"
(on Sky): “Life writes the most beautiful stories. Maxi Beier isn’t with the national team, but today he was the one who scored. I’m thrilled for him, and it ultimately shows that we have a grea...
Reaction: "It shows we've got a terrific squad!"
(on Sky): “Life writes the best stories. Maxi Beier isn’t part of the national team, but today he scores the goal. I’m happy! And in the end, it shows that we have a great squad, that we have a ...
Kansha grateful to serve community
Spouses recently located their business to Sandusky area
Bar Harbor Parents Again Raise Concerns About How Some Science Education In Sixth Grade.
The Bar Harbor Story is generously sponsored by Restaurant Barn. BAR HARBOR—Parents again raised concerns this week about how Bar Harbor students receive science instruction after fifth grade, months after the same issue came before the Bar Harbor School Board. The concern centers on a past scheduling change at Conners Emerson School that gives fifth graders a full year of science rather than switching between science and social studies at midyear. Principal Dr. Heather Weir Webster told the board that the school has been monitoring test scores, teacher feedback, and the experience of students as it considers whether the current approach is working. If it is not, the approach may be changed, but that would not likely occur this school year. In fifth and sixth grade, the school used to have one semester of social studies and one of science in each year. That schedule shifted because switching at midyear often broke up the learning units. So, approximately two-three years ago, they decided to shift that a bit. Science became a dedicated focus in fifth grade. Social studies was the dedicated focus in sixth grade. The school staff members are hoping to dive deeply into the data and see if the students are having a more quality experience throughout their time in those grades when it comes to science and social studies. If not, things could shift again. This year, Dr. Webster said at the September meeting, potential changes to curricula have been a bit complicated by moving into the school’s new building in late October and early November. “There have been no changes this year because it’s hard enough to handle the move. That allows them to have consistency,” Dr. Webster said. Dr. Webster said that after the Covid pandemic which prevented students from attending school in person, many fifth graders were struggling. “We tried several different configurations,” she said, including a co-teaching model to help with that struggle, but to also see how to best schedule and support those students. “We found that a January switch” where classes switched from social studies to science was really difficult. Part of the decision making stemmed from science being more hands-on and accessible to fifth graders. Social studies was a bit more abstract content, which was why the school tried the current configuration. In a letter submitted as public comment, parent Beth Dumont wrote, “In May 2026, I wrote to express my concern that our middle school students are not receiving consistent instruction in science and social studies. I appreciate that the Board took this concern seriously and requested a presentation from Principal Webster. I am also grateful for the opportunity to meet with Principal Webster and Julie Keblinsky in July to learn more about the current curriculum and scheduling. “During that meeting, I learned that the current model is intended to integrate science and social studies into other subjects during the years or semesters when they are not offered as standalone courses. “While I appreciate the intent behind this model, I remain concerned about its premise. Science and social studies are core academic disciplines that provide students with essential knowledge, skills, and ways of thinking. Yet under the current schedule, students are not guaranteed consistent instructional time in these subjects. Instead, exposure to content in these disciplines may depend on whether opportunities for integration arise within other classes. “To be clear, I strongly support interdisciplinary learning. Integrating science and social studies across the curriculum can enrich students’ educational experiences and help them make meaningful connections across subject areas. My concern is not with integration itself, but with relying on integration as a substitute for dedicated instruction in core disciplines.” Dr. Webster said that they’ve been monitoring test scores, talking to teachers, seeing how the pilot program works. It’s in its third year now of this schedule. One science teacher, she said, told her he’d seen positive outcomes with full year science and that there was a stronger classroom community. Another science teacher had concerns over the readiness last year, but she isn’t feeling that way about this year’s current class. A third teacher for social studies said he loves the full year. A fourth teacher of social studies hasn’t said that anything has changed. For the three fathers who spoke at the school committee meeting, the fractured science curriculum caused concerns. One father said that when he spoke to others, “all were surprised and confused as to why there was no dedicated, continuous science education,” at the school. Though students are testing well in science and math, he worried that without continuity in education, learning is lost. “We shouldn’t have to choose between key learning disciplines,” he said. Matthew Bergin, another father, agreed, adding, “I’m just a little concerned.” In her letter, Dumont wrote, “As the parent of a recent sixth grader who completed an entire year without a dedicated science course, I saw very little evidence that this integration was occurring in a consistent, systematic, or readily identifiable way. This is not a criticism of our middle school teachers, who have been uniformly excellent. Rather, it is a structural criticism of the current schedule.” Dr. Webster gave an update about all aspects of the schedule and how it’s created and she also spoke to social and emotional learning (SEL) in middle school. It’s explicitly taught but also embedded. Science is embedded as well and explicitly taught at all but that one grade. The school schedule is built from lunch out, then electives like art and physical education are placed, before going into the instruction time, teacher planning time, multi-tier support systems (MTSS), and then social and emotional learning. Teachers have to have 250 minutes a week of planning time per their contracts. That’s the minimum and occurs when their students are at specials. “The schedule is really not the purview of the board,” School Board Chair Marie Yarborough reminded the other board members and the public and thanked Dr. Webster for the presentation. The parents were also thanked for coming. LINK TO LEARN MORE [ ](https://barharborstory.substack.com/p/despite-strong-rankings-some-bar) [ Despite Strong Rankings, Some Bar Harbor Parents Raise Concerns About School's Science Education ](https://barharborstory.substack.com/p/despite-strong-rankings-some-bar) Carrie Jones · Jun 4 [ Read full story ](https://barharborstory.substack.com/p/despite-strong-rankings-some-bar) HELP SUPPORT THE BAR HARBOR STORY When we started The Bar Harbor Story, we didn’t know if anyone would read it. But you showed up. You shared. You sent tips. Now—over 400,000 views every month later—it’s clear: people here care about their community and each other. We’ve kept everything free because news should never be out of reach, but every one of our stories takes time to write, and your support keeps The Bar Harbor Story going. If you value our work, please consider a paid subscription, a founding membership, or a sponsorship. It truly helps us cover one more meeting, tell one more story, shine one more light. Even $5 a month makes a difference. Click here to become a one-time supporter now. Thank you so much for being here. Founding member information can be found here. Have questions about sponsorships? Just send Shaun an email at sfarrar86@gmail.com, he’d love to hear from you. Subscribe Share Bar Harbor Story Share Leave a comment
Scientists discover a new tiger cat hiding in plain sight
A newly identified South American tiger cat is the first cat species discovered in a century. revealing more diversity among tiger cats than previously known.
What happened when scientists grew human brain tissue inside mice - Futura-Sciences
Without native tissue in the way, the transplanted human cells multiplied to five times their initial size, grew their own blood vessels, and connected directly to the mice’s spinal cords. Led by first author Kelley Kaganovsky and senior author Sergiu Pașca, the team published the findings in Nature on September...
Mahjong mania: What’s behind the rise of a centuries-old Chinese game in the US
Mahjong, a four-person game similar to rummy, skyrocketed in popularity in the past year. And it’s turned into a pricey consumer ecosystem.