SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " hick " 556 found 🔀 AI-powered Shuffle
OtherSide Entertainment lays off 17 employees
OtherSide Entertainment, the studio behind Thick as Thieves, has laid off 17 workers following the cancellation of a game codenamed Argos.
Colorado primary for U.S. Senator: Candidates John Hickenlooper and Julie Gonzales
The race between U.S. Sen. John Hickenlooper and state Sen. Julie Gonzales has emerged as one of Colorado’s most intriguing Democratic primaries. Gonzales is running on a message of generational change, arguing that Democrats need a more aggressive approach and that a vote for Hickenlooper will just mean “more of the same.” Hickenlooper, a fixture […]
Massachusetts looks for ‘happy medium’ on swipe fee reforms
Mass. lawmakers are hoping that business groups, banks, credit card companies, and payment processors will help them cut a path through the thicket of credit card swipe fees.
Schumer pushes to break up 'meatpacking monopoly' in bid to lower grocery costs
Sen. Schumer says four companies, Tyson Foods, JBS, Cargill and National Beef, control 85% of the beef market, 67% of the pork market and 60% of the chicken market.
Dr. Picklestein’s wild ride: living a dual life of chemistry professor and K-12 science celebrity
Eggs, rubber chickens, liquid nitrogen, boiling water, canning wax, plastic bottles and a very old...
New restaurants, businesses coming to downtown Decatur
A few businesses have closed in Decatur, including Orangetheory Fitness and bb.q Chicken on West Ponce de Leon Avenue, but about 11 businesses are slated to open soon in the city.
Visitors' viral World Cup videos show what really makes America great
International soccer fans discovering the wonders of America, from spacious skies to chicken fried steak, is giving the U.S. a much-needed morale (and PR) boost.
Samsung's iPhone Ultra rival reportedly more crease-free than the Galaxy Z Fold8 Ultra thanks to thicker UTG
An industry report from South Korea suggests a significant difference between the more compact and wider Galaxy Z Fold 8 on the one hand, and the "Ultra" version of the classic foldable form factor on the other. According to the report, the wider iPhone Ultra competitor from South Korea appears to be significantly less prone to creases than the Galaxy Z Fold 8 Ultra.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Harissa Apricot Chicken, Done in 20 Minutes
The word “perfect” turns up a lot in the comments on this new spicy-sweet dish.
Recap of COURIER's Facts vs. Fiction: The Fight for Science in American Democracy
314 Action and COURIER Newsroom hosted a live virtual event on dismantling FEMA, threats to NCAR, and Democrats shaping the future of AI.
After closing following a fire 14 months ago, iconic Routt County restaurant is back in business
The new Antlers Café and Bar owner, Chris Braden, is serving up his signature chicken fried steak for customers returning to the historic spot in Yampa following a fire that closed the business for 14...
'Toxic gases, carcinogens': Tracy medical warehouse fire raises air quality concerns as smoke billows
San Joaquin County officials are warning residents about potential health risks as thick black smoke from the Tracy medical warehouse fire continues to billow on Friday. County public health officials said respiratory irritants, toxic gases, carcinogens, and "at least one neurotoxin" are present in the smoke and could impact nearby communities downwind.
The Cove Continues Its Tradition of Unique Entertainment with The Slippery Chickens
By Peter Lyons Hall One of the reasons Greenwood Lake’s The Cove Restaurant has become a favorite destination for both residents and visitors is proprietor Bobby Perreira’s commitment to showcasing unique and memorable entertainment. Perreira has built a reputation for bringing distinctive performers to his lakeside venue—artists who offer something beyond the ordinary cover-band experience. […]
A tiny atomic shift gives scientists powerful control over metals
A team at the University of Minnesota discovered that changing a metal film's thickness by just a few nanometers can dramatically alter how it behaves electronically. The finding reveals a surprising new way to control metals and could help power future advances in electronics, catalysis, and quantum technology.
A district attorney’s job Is justice, not politics
Washoe DA Hicks writes: This summer, I will begin my 25th year as a prosecutor serving my hometown.
Why Does Roast Chicken Taste So Good? Inside the Science Behind the Flavors We Love
When we cook our favorite meals, what happens to the carbo-hydrates, proteins and fats? I confess I am a less-than-average cook, but God loves a trier. I remember being about 23 years old and tryin…
Marlins' Liam Hicks: Idle against southpaw
Marlins' Liam Hicks: Idle against southpaw
School for the Digital Future pioneers new Sport Impact Certificate
Sports and academics may seem like opposite ends of the university, but the School for...
Hicks: Surprise — nasty politics creep into a Charleston School Board election
An endorsement in a Charleston County School Board special election has sparked ugly intraparty partisanship in the nonpartisan race.
Firefighters battle large fire at Southington auto parts business
Firefighters battled a large fire at an auto parts business in Southington on Saturday morning as neighbors watched thick black smoke pour from the building.
State Democrats’ bill would help small-business owners pay for employees’ healthcare
'At this moment, we’re in the thick of a massive affordability crisis,' said Rep. Jen Mazzocco.
Science Museum Oklahoma brings Barbie experience to kids
KOKH Fox 25 provides, news, sports, weather and local event coverage in Oklahoma City and surrounding areas, including McLoud, Shawnee, Tecumseh, Seminole, Wewoka, Maud, Asher, Wanetted, Goldsby, Norman, Blanchard, Chickasha, Pauls Valley, Purcell, Andarko, Bridgeport, Lawton, Duncan, Okarche, Kingfisher, Guthrie Stillwater and Cushing, Oklahoma.
Fricker's, restaurant and sports bar, permanently closes Mason location
After 13 years of serving up chicken wings and burgers, the Fricker's in Mason closed for good on May 26.
Six Flags bans influencer from all parks 'for life' over safety violation video (exclusive)
Six Flags has banned influencer Allen Ferrell from all of its parks 'for life' after he shared a video sneaking chicken nuggets onto Cedar Point's Millennium Force roller coaster.
Oura Ring 5 Unveiled With Smaller Design and Blood Pressure Tracking
Oura today unveiled the Oura Ring 5, a significantly smaller smart ring with new health-monitoring capabilities including blood pressure trend detection, nighttime breathing analysis, and tools for GLP-1 medication tracking. The Oura Ring 5 is 40% smaller than its predecessor, measuring 6.09mm wide and 2.29mm thick compared to 7.99mm and 2.88mm on the previous model.
The Chicks announce intimate 20th anniversary tour
The Chicks are taking their 2006 album “Taking the Long Way” on tour this fall, including a stop in Seattle.
Eli Lilly to acquire Seattle-area vaccine maker for $1.5 billion
The acquisition of Curevo Vaccine, which develops vaccines for shingles and chickenpox, was announced Tuesday.
Scientists create global treasure map pointing to hidden rare earth deposits
Scientists have created a global “treasure map” for rare earth elements by uncovering where the strange volcanic rocks that contain them are most likely to form. By combining thousands of rock samples with seismic images of Earth’s deep interior, the team discovered that these metal-rich rocks tend to appear along the ancient, thick roots of continents. These unusual rocks, once seen as geological oddities, are now incredibly important because they hold many of the materials used in smartphones, electric vehicles, and wind turbines.
How can Colorado help kids facing mental health struggles? These teens have ideas for the next governor.
If the next administration does not hatch a plan to help kids in the thick of mental health challenges, “we will lose this generation,” one mental health expert said.
Massive fire rips through South Florida junkyard, spreads to businesses
Thick, black smoke permeated the air Monday evening as crews battled a massive fire that began at a junkyard in Opa-locka.
Local politician receives state justice award
State Sen. Paula Hicks-Hudson (D., Toledo) has been announced as the 2026 recipient of the Voice of Justice Award. Created by the Ohio Access to Justice ...
Orville Hicks Mountain Talkers Storytelling Contest taking place on May 30
BOONE — The Orville Hicks Mountain Talkers Storytelling Contest will return to Boone on Saturday, May 30, 2026, at Hickory Ridge History Museum for an afternoon celebrating Appalachian storytelling, music,
Making our initial projections on the Jaguars 53-man roster
The Jaguars are in the thick of their offseason program, and it’s time for our pre-OTAs 53-man roster projection. News4JAX sports reporters Jamal St. Cyr and Justin Barney make their first roster predictions of the year.
Chronicle sports reporter Ron Kroichick wins APSE award
The veteran sports journalist was recognized for his story about AI’s integration into sports, from the majors to youth leagues.
A de-extinction company has hatched live chicks from an artificial eggshell
A biotech company that aims to resurrect lost creatures says it has hatched live chicks in an artificial environment
Inflammation may help explain how GLP-1 drugs prevent AFib
Kenneth Bilchick, MD, spoke to Cardiovascular Business about new data he presented at Heart Rhythm 2026.
Bill Belichick Appears To Be Doing 'Damage Control' Right Now
North Carolina head coach Bill Belichick has been doing the media circuit recently, appearing on major programs with Sean Hannity and Pardon My Take. But one analyst believes that the longtime rival of the media is doing it more out of damage control than a desire to get his face on camera. It was ...
AI, chickens and big wins for San Diego students
Students studied everything from visual attention software to lutein-rich egg yolks.
NC lawmakers pass bill to place amendment on ballot that would limit property taxes
North Carolina lawmakers in the House and Senate passed HB 1089, which places a constitutional ballot in November to enact a property tax levy limit.
Bill Belichick’s Hall of Fame snub sparks political bias debate
OutKick founder Clay Travis discusses Bill Belichick’s NFL Hall of Fame rejection and weighs in on LIV Golf’s reported money struggles on ‘Varney & Co.’
Thick as Thieves Review
There's not a lot to it, but it’s hard to find much fault with these stealthy co-op heists.
Michigan health officials warn of rising Salmonella outbreaks linked to backyard poultry
Michigan health officials are reporting an increase in Salmonella infections linked to three multistate outbreaks tied to contact with backyard poultry, particularly baby chicks and ducklings.
Georgia’s agribusiness industry depends on a thriving, fully funded public health system
In the fiscal year 2027 budget that Gov. Brian Kemp signed last week, less than one in every 10 state dollars spent on Georgia’s three primary health agencies is allocated to the Department of Public Health. The future of Georgia’s No. 1 industry relies on a state and local public health system that can track […]
Bill Belichick Shares Truth About Tom Brady's Evolution With Patriots
The New England Patriots had one of the greatest dynasties in NFL history with Tom Brady at quarterback and Bill Belichick as head coach.
At least 21 sickened by salmonella in Michigan. What MDHHS is saying
One person in Washington has died from the outbreak tied to ducklings and chicks in backyard flocks.
Todd Graves’ Billion-Dollar Chicken Chain Started With the Worst Grade in Business School
Todd Graves told Masters of Scale host Jeff Berman that his Raising Cane’s business plan earned the worst grade in his partner’s business class, despite being painstakingly detailed. “The professor said, the plan’s exceptional. I mean, I knew details. I knew exactly what our aprons would cost to get washed,” Graves recalled. The strategic flaw, ... Todd Graves’ Billion-Dollar Chicken Chain Started With the Worst Grade in Business School
Northwestern Students Present Chicken Feed Project At International Science Fair
Junior Allie Hoekman and Sophomore Emily Brick will be taking their project, "Enhancing Chicken Productivity Using Insect Based Protein Sources,” to the
Hickman baseball takes down Tolton in final regular-season matchup
Intracity foes Hickman and Tolton baseball faced off in the final regular-season game of their seasons before postseason play. Hickman came out on top, taking down the Trailblazers 6-3.
Apple's Heaviest iPhone in Years Is Getting Heavier on Purpose
iPhone 18 Pro Max leaks confirm 8.8mm thickness, 240g+ weight, a 5,200mAh battery, and a mechanical variable aperture camera. Here's what each change actually means.
Sports bar opening in SoMa as World Cup prepares to kick off
This SoMa sports bar will serve breakfast, lunch and dinner, with dishes that include bread pudding French toast, sausage Benedict, hot honey chicken biscuits and pork belly nachos.
America’s Most Valuable Private Family Businesses 2026
For the first time, Forbes ranks the nation’s most valuable privately owned family businesses —including the companies behind Chick-fil-A, M&M’s and Windex.
America’s Largest Family Businesses: Walmart, Wegmans, Wawa And 97 More
Forbes inaugural list of the nation's 100 biggest family firms include the companies behind everything from where we shop (Wegmans), stay (Hyatt) and eat (Chick-fil-A).
‘Angel City’ Starring Chris Kattan, Tonya Pinkins & Dwight Hicks Heading To Cannes Market With Braham Entertainment
EXCLUSIVE: Braham Entertainment will be at the Cannes Market this year with Angel City, the debut feature from Noel Braham. Noel Braham wrote, directed, and produced the film. He also stars in the fil...
Jackie and Shadow’s eaglets can now see like their parents
Sandy and Luna's vision rivals that of adult bald eagles.
Hicks: Revenge is a dish often served by extremist politicians ... instead of governing
Too many state lawmakers are too often going nuclear over petty squabbles. But revenge politics isn't governing, and voters should tell them so.
Turlock's Science Olympians
The Walnut Elementary Green Science Olympiad team took third place at the 28th annual event, sponsored by the Stanislaus County Office of Education and held at the Turlock school site. Hickman Charter took first place and Fremont Open Plan took home second.
Op/Ed: Small Businesses Deserve Better Health Coverage Choices in N.C.
For years, one of the most consistent concerns heard from North Carolina small businesses is the rising cost of health coverage. Small businesses want to do right by their employees and offer competitive benefits. But unlike large employers, they often lack the size and purchasing power needed to negotiate better rates and manage risk, leaving them more exposed to premium increases.
Scientists make stunning discovery that could change our understanding of the Universe
Scientists may have uncovered a surprising secret behind why life exists at all. A new study suggests that the Universe’s fundamental constants — the deep physical rules that govern everything from atoms to stars — appear to sit within an incredibly narrow “sweet spot” that allows liquids to flow properly inside living cells. Even tiny shifts in these constants could make blood too thick, water too sticky, or cellular motion impossible, potentially wiping out life as we know it.
Patients and providers share stories of health care despair as worries mount over coverage and costs
Higher premiums and losses in coverage weigh on patients as Denver Health physicians expect to see more uninsured patients.
Final faculty senate session addressed enrollment, Neyland entertainment district
As university enrollment declines nationwide, University of Tennessee administrators boast sturdy enrollment numbers for the fall 2026 semester. UT Provost John Zomchick provided an overview of the university’s fall 2026 enrollment at Monday’s faculty senate meeting, days after UT’s first-year student enrollment confirmation deadline. “I’m happy to announce that we have had a very strong...
837 Health Sciences Graduates Poised to Deliver Care Across Tennessee
Anna Hicks remembers the moment physical therapy started to feel real. “It’s really interesting to learn about somebody else, and that is PT, in a way.”
Tyson Foods profit beats estimates on strength in chicken business
Tyson Foods reported better-than-expected quarterly earnings on Monday, as rising chicken sales helped counter a sharp drop in demand for high-priced beef.
What new restaurants and a Chase Bank means for Hutchinson
Hutchinson is seeing a wave of new businesses, including a Chase Bank, a new Wendy's, and The Coop chicken restaurant.
Kentucky Derby sports celebrity sightings include Bill Belichick, Jordon Hudson, Sue Bird, Rob Gronkowski
Sisters share love of beekeeping; create successful business together
Sisters Jen Renfro and Sarah Mueller have created a successful business, Two Chicks Apiary, raising bees.
iPhone Ultra Leak: Why Apple’s 4.5mm Foldable Design Changes Everything
Leaked iPhone Ultra design details reveal a record 4.5mm thickness, creaseless 7.8" display, and A20 chip. Coming later this year.
Thoughts on partisan politics, primaries and what matters
Recently, we learned that Hickman County was spending $30,000 on the primary election coming up next week, but Crystal Fitzgerald, county finance director, shared some good news as well. Tennessee lawmakers decided to reimburse counties that chose to hold primary elections. Good idea, but how about we not even run the increasingly needless exercise in
Healthiest Way To Cook Protein For Your Heart, According To A Cardiologist
In TODAY.com's Expert Tip of the Day, a heart doctor shares how she prepares fish or chicken for the most health benefits.
After ditching PvP for solo and co-op, legendary designer Warren Spector's stealthy Thick as Thieves reveals a price so low I thought it was a typo
We're just weeks away from the launch of Thick as Thieves, and its developer has revealed you'll be able to pick it up for less than the price of a coffee.
50-foot ancient snake discovered in India may be one of the largest ever
A massive prehistoric snake discovered in India may rank among the largest ever to slither across Earth. Named Vasuki indicus, this ancient giant lived around 47 million years ago and is estimated to have stretched an astonishing 11 to 15 meters long—rivaling the legendary Titanoboa. Fossilized vertebrae unearthed from a lignite mine in Gujarat reveal a thick-bodied, powerful snake likely built for slow, stealthy ambush attacks, similar to modern anacondas.
Hickman girls soccer goes 1-2 in Southwest Missouri Shootout
The Hickman girls soccer team suffered two losses in penalty kicks during its 1-2 trip to Webb City, along with other Kewpies results from the past week.
Familiar sports bar replacing shuttered uptown Hooters. It’s ‘something special’
Expect classic bar bites like chicken wings, burgers and signature sandwiches coming into a space that’s long been vacant.
From Brazil to Livingston: Vania Assis’ journey in science finds a home at UWA
Dr. Vania Assis grew up in a small town in Brazil where she rode horses, tended pigs and chickens alongside her father, even helping butcher cattle when the need arose. Now an assistant professor at UWA, Assis is committed to studying and protecting amphibians and educating others about this endangered group of vertebrates.
iPhone 18 Pro Max Is Proof That Apple No Longer Believes Thicker Devices Are Aesthetically Unattractive, As Long As There Are Benefits
A thicker iPhone 18 Pro Max will bring various advantages to the table, as new details reveal the flagship’s dimensions and compared them to the iPhone 17 Pro Max
Editorial: The politics of a hot chicken
Chickens are not inherently political, but they can be dragged into politics clucking and crowing. French King Henry IV is believed to be the first to wish “a chicken in every pot” for his people in the 1500s. It was picked up again in the 1920s when Republicans promised the
Foldable iPhone Ultra confidential docs leak: 9.2mm design, Android-style selfie cameras, color options
Leaked schematics from a case manufacturer detail the possible dimensions of the upcoming iPhone Fold. The leak suggests a folded thickness of 9.23mm - notably thinner than previous 11mm rumors. The drawings outline a 167.59mm x 120.59mm footprint, a significant 13mm camera plateau, and Touch ID on the side.
iPhone 18 Pro Max design unit hands-on video shows 25% smaller Dynamic Island; variable aperture likely
Hands-on video of the iPhone 18 Pro Max dummy units reveal a 25% smaller Dynamic Island and a thicker camera array with larger lenses, hinting at the rumored variable aperture for the main 48MP camera. The iPhone 18 Pro Max appears boring next to iPhone Ultra/Fold, but this might be the biggest front upgrade for Apple's Pro iPhone since iPhone 14 Pro.
Samsung Galaxy Z Fold8 to bring a smaller punch hole for the selfie camera
It's rumored to be slightly thicker than the Fold7, though. While the Samsung Galaxy Z Fold8 is rumored to be slightly thicker than its predecessor, the...
iPhone 18 Pro Max may be thicker, iPhone Ultra dummy unit compared to iPad mini
Apple’s upcoming iPhone 18 Pro Max is expected to be thicker than the iPhone 17 Pro Max due to increased...
Latest iPhone 18 Pro Max Dummies Suggest Thicker Camera Plateau, More Protruding Lenses
Apple is expected to bring several camera enhancements to the iPhone 18 Pro models this year, but there have been no fixed rumors suggesting these upgrades will require measurable, visible changes to the device's rear camera plateau. And yet a new series of dummies suggests exactly that. iPhone 17 Pro dummy (left) vs.
Angi cofounder describes what it's like to be the face of a company
Angie Hicks says appearing in ads for her business, formerly called Angie's List, means she often gets recognized. It's also her leadership strategy.
Scientists stunned as JWST finds ice clouds on a giant alien planet
Scientists have discovered unexpected water-ice clouds on a distant, Jupiter-like exoplanet, challenging current atmospheric models. By directly imaging Epsilon Indi Ab with the James Webb Space Telescope, they found less ammonia than expected—likely hidden by thick, patchy clouds. The finding reveals new layers of complexity in giant planets and shows how much we still have to learn.
Vampire Crawlers: 12 Things I Wish I Knew Before Playing
How to manage your chicken, what stats to upgrade first, and some other general tips to help you survive the dungeons in this rogue-like card game
Black Gunk Found in Man's Lungs Exposes an Even Darker Side of Wildfire Smoke
The strange injury was caused by hours of inhaling thick smoke, his doctors say.
For allergy help, baked goods try these new NJ businesses
Soulmate Bakery & Cafe is in Ringwood. ENT & Allergy Associates is in Morristown. Rosto serves rotisserie chicken in Tenafly.
Can chickens really run around with their heads cut off?
There's lore about chickens surviving from seconds to months after their heads are chopped off, but what does the science say?
11 missing or dead scientists draw federal scrutiny, including 4 tied to LA County
The Trump administration is reviewing 11 cases of missing or deceased scientists, including Southern California researchers Monica Jacinto Reza, Carl Grillmair, Frank Maiwald, and Michael David Hicks.
European jet fuel concerns could be felt by North Carolina travelers, businesses
Some effects are already being felt by North Carolina businesses that rely on international supply chains.
Wildfire smoke lingers, prompting parent concerns on students' health
parts of horry county started this week with thick smoke because of that fireit's prompted concern from parents about sending their child to school with that sm
Political activist Abbie Hoffman was found dead in Bucks County on this week in Philly history
The 52-year-old who became a symbol of defiance spent his last few years in Bucks County, where he was found in the converted chicken coop he had been living in on April 12, 1989.
Virginia Health Officials Issue Fish Consumption Advisory for Chickahominy River
April 14, 2026 Media Contact: Brookie Crawford, brookie.crawford@vdh.virginia.gov Virginia Health Officials Issue Fish Consumption Advisory for Chickahominy River Contaminants Identified in Black Crappie RICHMOND, Va. – Effective immediately, the Virginia Department of Health (VDH) is issuing a fish consumption advisory for the Chickahominy River due to elevated perfluorooctane sulfonate (PFOS) levels in black crappie. Fish […]
The economic game of chicken between Iran and the US is about to enter a dangerous new phase
Iran has been winning its economic game of chicken with President Donald Trump.
New University City sports bar touts air-fried wings, grease-free game day eats
Expect made-to-order classics like burgers, chicken tenders and wood-fired pizzas.
Multiple people injured after mass shooting at New Jersey Chick-fil-A: report
Authorities are investigating a mass shooting at a Chick-fil-A restaurant in Union, New Jersey.
Denver beats Wisconsin 2-1 for its 11th national title and 3rd in 5 years
Denver's Johnny Hicks continued his stellar play by making 29 saves, just two days after a personal-high 49 against Michigan.
Horne misses Toulon clash through injury
Glasgow Warriors head coach Franco Smith has made two changes for Saturday's Champions Cup quarter-final clash against RC Toulon. An unchanged front-row sees Patrick Schickerling continue at loose-head alongside Gregor Hiddleston and Zander Fagerson up front.