Search headlines

Ultimate Marvel vs. Capcom 3 just received its first significant patch in nearly a decade on Steam, but it appears to have broken more than it fixed

A surprise update to Ultimate Marvel vs. Capcom 3 on Steam has broken one of its most powerful characters.

Jun 15 • 7:15 AM EDT • Technology • eurogamer.net

From PCOS to PMOS: New name reflects women’s metabolic health

Global multidisciplinary health professionals and organizations have updated the name polycystic ovary syndrome (PCOS) to polyendocrine metabolic ovarian syndrome (PMOS), arguing that the former is “inaccurate.” They critique that the old name implied greater focus on pathological ovarian cysts, contributing to slower diagnosis, stigma, and limited research and policy framing for the 170 million women living with the condition.

Jun 15 • 4:14 AM EDT • Health • nutritioninsight.com

Indian women's hockey team defeat USA in FIH Nations Cup: Indian Sports LIVE, June 15

Here are all the updates from Indian sports on June 15, 2026.

Jun 15 • 2:00 AM EDT • Sports • espn.com

Tunisia pull goal back before break but Sweden still lead in World Cup

Listen on 5 Live and follow text updates as Sweden and Tunisia meet in the Fifa World Cup.

Jun 14 • 10:45 PM EDT • Sports • sports.yahoo.com

#New40k – Points, apps, and updates incoming

See what’s coming for the new edition of Warhammer 40,000.

Jun 14 • 8:00 PM EDT • Technology • warhammer-community.com

UNC vs. West Virginia live blog, updates, highlights and more

The Tar Heels face West Virginia in the College World Series winners' bracket. Follow along on our live blog.

Jun 14 • 6:00 PM EDT • Sports • sports.yahoo.com

Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?

Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.

Jun 14 • 3:14 PM EDT • Technology • newsletter.semianalysis.com

Netherlands vs. Japan Live Updates, Score: Top Plays From The Group F Showdown

Here are the top plays from Netherlands vs. Japan.

Jun 14 • 3:06 PM EDT • Sports • foxsports.com

I updated to One UI 8.5 and immediately changed 5 settings

One UI 8.5 is bigger than One UI 8.0.

Jun 14 • 12:00 PM EDT • Technology • makeuseof.com

GTA 6 Release Date Update Revealed

A new GTA 6 release date update has been revealed, and it's good news for those looking forward to Rockstar's new Grand Theft Auto.

Jun 14 • 11:47 AM EDT • Technology • comicbook.com

Apple's big Siri update is here. Now the real challenge begins

Siri is finally getting the big AI upgrade Wall Street has been waiting for. But it's just the beginning.

Jun 14 • 11:33 AM EDT • Technology • ksl.com

Linux Kernel 7.1 Officially Released, Here's What’s New

Linux kernel 7.1 is now available for download with new features, enhanced hardware support through new and updated drivers, and more.

Jun 14 • 11:26 AM EDT • Technology • 9to5linux.com

Nintendo says Zelda: Ocarina of Time Switch 2 remake has "stunning visuals, updated designs, and timeless gameplay"

Nintendo gives a bit of additional information about its remake of The Legend of Zelda: Ocarina of Time for Switch 2.

Jun 14 • 10:40 AM EDT • Technology • nintendoeverything.com

World Cup 2026 live updates: Germany vs. Curaçao opens Sunday's slate; Netherlands and Japan kick off in Dallas

Jun 14 • 10:04 AM EDT • Sports • sports.yahoo.com

All Android Users Can Now Update Android Auto to Version 17.1

Google started the rollout of a new Android Auto version for production devices; the update brings the app to version 17.1

Jun 14 • 6:04 AM EDT • Technology • autoevolution.com

Marcus Rashford: Major update on Bayern’s move for United ace

Manchester United’s quest to permanently offload Marcus Rashford this summer appears to have hit another setback. The English forward was deemed surplus to requirements during the reign of former he...

Jun 14 • 4:10 AM EDT • Sports • sports.yahoo.com

Mega Man Star Force: Legacy Collection Is Getting A New Update Early Next Week

It will fix some bugs and improve functionality

Jun 13 • 9:00 PM EDT • Technology • nintendolife.com

Guardians Make Chase DeLauter Announcement After Leaving Tigers Game

The Cleveland Guardians announced an update on rookie outfielder Chase DeLauter.

Jun 13 • 8:19 PM EDT • Sports • sports.yahoo.com

Fan of the people - Live Updates

Juggling the Knicks and World Cup, New York City Mayor Zohran Mamdani is modeling a new version of lefty sports fandom.

Jun 13 • 8:15 PM EDT • Sports • politico.com

Carlsbad tightens rules for massage businesses after prostitution arrests

Background checks, application fees, 5-year ban for violators added in updated massage ordinance.

Jun 13 • 7:04 PM EDT • Business • sandiegouniontribune.com

Bran flakes could be classed as junk food under new guidelines to promote healthy eating

UK government wants to update nutrition rules to include naturally occurring ‘free sugars’ when determining what is unhealthy

Jun 13 • 6:55 PM EDT • Health • theguardian.com

Knicks vs. Spurs score, live updates, where to watch: NBA Finals head back to San Antonio for Game 5 after Knicks' historic 29-point comeback

Jun 13 • 6:30 PM EDT • Sports • sports.yahoo.com

Diamondbacks at Reds updates. Corbin Carroll's throws improving

The Diamondbacks will look to win their second in as many days against the Cincinnati Reds on Saturday, June 13.

Jun 13 • 3:29 PM EDT • Sports • sports.yahoo.com

Microsoft released Windows 11 KB5094149 / KB5095971 / KB5094156 Setup, Recovery updates

New dynamic updates for Windows 11 versions 26H1, 25H2, and 24H2, as well as Windows 10, have been released.

Jun 13 • 3:14 PM EDT • Technology • neowin.net

Bungie's Last 'Destiny 2' Update Is a Bittersweet Blast

The 'Monuments of Triumph' update lets 'Destiny 2' go out on its own terms, tie up some threads, and lay crumbs for a hopeful return.

Jun 13 • 2:50 PM EDT • Technology • gizmodo.com

Maryland Science Center marks 50th anniversary; Harbor plaza groundbreaking

WBFF Fox45 provides local news, weather forecasts, traffic updates, notices of events and items of interest in the community, sports and entertainment programming for Baltimore and nearby towns and communities in Maryland, including Annapolis, Crofton, Glen Burnie, Linthicum, Pasadena, Severn, Cockeysville, Dundalk, Essex, Parkville, Owings Mills, Towson, White Marsh, Woodlawn, Hampstead, Sykesville, Taneytown, Westminster, Elkton, Perryville, Pt. Deposit, Rising Sun, Aberdeen, Abingdon, Bel Air, Edgewood, Fallston, Havre De Grace, Columbia, Elkridge, Ellicott City, Fulton, and Ocean City.

Jun 13 • 11:49 AM EDT • Science • foxbaltimore.com

Europe's top sports official talks Panini stickers and World Cup picks - Live Updates

POLITICO caught up with European Sports Commissioner Glenn Micallef in Brussels last week to get his top tips for the World Cup.

Jun 13 • 11:30 AM EDT • Sports • politico.com

Apple quietly kills support for 4 popular devices: Here’s the list

Those products will be able to run macOS 26, but risk not getting security updates in the future.

Jun 13 • 10:52 AM EDT • Technology • al.com

Critical Splunk Enterprise Flaw Lets Attackers Run Code Without Authentication

Splunk issued security updates for a critical CVSS 9.8 vulnerability in Splunk Enterprise that allows unauthenticated remote code execution.

Jun 13 • 9:23 AM EDT • Technology • thehackernews.com

Apple’s big Siri update is here. Now the real challenge begins

Siri is finally getting the big AI upgrade Wall Street has been waiting for. But it’s just the beginning.

Jun 13 • 6:30 AM EDT • Technology • cnn.com

Sindhu faces Yamaguchi in the Australian Open semis; Archery World Cup continues: Indian Sports LIVE, June 13

Here are all the updates from Indian sports on June 13, 2026.

Jun 13 • 12:16 AM EDT • Sports • espn.com

The American left has a favorite player - Live Updates

Timothy Weah hangs with Zohran Mamdani, dismissed Donald Trump and wins a shout-out from Hillary Clinton.

Jun 12 • 10:02 PM EDT • Politics • politico.com

Mississippi Department of Health urges caution with ticks and mosquitoes during summer months

Mississippi Public Broadcasting is MPB. Mississippi is Our Mission. Get the latest news on Tate Reeves, the Election and updates on Television, Radio and Online

Jun 12 • 8:00 PM EDT • Health • mpbonline.org

Todd Young talks World Cup geopolitics, Section 702 — and 2028 - Live Updates

Between World Cup matches, Young weighs a looming surveillance fight and the GOP's next generation of leaders.

Jun 12 • 7:06 PM EDT • Politics • politico.com

USMNT vs. Paraguay score, live updates, where to watch: U.S. kicks off first World Cup match from Los Angeles

Jun 12 • 5:52 PM EDT • Sports • sports.yahoo.com

Microsoft releases major feature updates for stock Windows 11 apps

Microsoft has released updates for Windows 11's inbox apps, including Paint, Clock, Calculator, and more. All of them pack many new features and improvements.

Jun 12 • 3:00 PM EDT • Technology • neowin.net

Drake Baldwin Set to Begin Minor League Rehab Assignment

The Atlanta Braves announce update on their injured catcher.

Jun 12 • 2:04 PM EDT • Sports • sports.yahoo.com

AMD Stiffs Researcher $10,000 Bug Bounty After Critical Security Flaw, Takes 124 Days to Fix

AMD's auto-updater downloaded software over insecure HTTP, letting attackers inject malware during updates before a 124-day delayed fix.

Jun 12 • 1:17 PM EDT • Technology • gadgetreview.com

'The Only Way to Keep Bungie Alive Is to Support Marathon,' Ex-Destiny Community Manager Says

As Destiny 2 fans mourn the game's final update, Bungie's former community manager has blasted players fixated on comparing its player count with fledgling extraction shooter Marathon — and said that the company's current issues began long before its arrival, as well as Sony's acquisition.

Jun 12 • 11:52 AM EDT • Technology • ign.com

2026 World Cup schedule, scores, live updates: Canada takes on Bosnia, USMNT takes stage vs. Paraguay in group stage Friday

Jun 12 • 11:04 AM EDT • Sports • sports.yahoo.com

New ‘Crimson Desert’ Patch Adds A Petting Zoo, Lost Rare Item Return

Crimson Desert is back with another animal-focused patched, plus some other additions in its new update, arriving as fast as the others.

Jun 12 • 8:57 AM EDT • Technology • forbes.com

AMD changes rules, denies researcher $10,000 bounty after taking 124 days to patch security flaw

The vulnerability was discovered by security researcher MrBruh after an AMD updater console window kept appearing on his new gaming PC.

Jun 12 • 8:03 AM EDT • Technology • techspot.com

watchOS 27 Improves Apple Watch Performance in Seven Ways

Apple's software updates previewed during WWDC 2026 this week have followed a distinct pattern: introduce a handful of key new features, while maintaining a focus on refining the underlying platform architecture. watchOS 27 is no different in this respect, with the majority of changes being performance improvements under the hood.

Jun 12 • 7:37 AM EDT • Technology • macrumors.com

Steelers mock draft update focuses on 2027 roster decisions

In our latest four-round mock draft for the Steelers, we focus on spots that could get turned over at the season.

Jun 12 • 5:10 AM EDT • Sports • sports.yahoo.com

Oscar Health (OSCR) Stock Valuation After Conference Rally And Reaffirmed 2026 Guidance

Oscar Health (OSCR) has been back on investors’ radar after a sharp stock rally following its business update at the Goldman Sachs Healthcare Conference, where management reaffirmed full-year 2026 guidance and highlighted favorable utilization trends. See our latest analysis for Oscar Health. The stock’s rally around the Goldman Sachs Healthcare Conference and upbeat commentary on utilization trends come on top of very strong momentum, with a 90 day share price return of 118.52% and a 1 year...

Jun 12 • 3:12 AM EDT • Health • finance.yahoo.com

Shohei Ohtani Leaves Dodgers Game Early With Injury

Los Angeles Dodgers superstar Shohei Ohtani left Thursday's game against the Pirates early due to left knee inflammation. Here is the latest update. The post Shohei Ohtani Leaves Dodgers Game Early With Injury appeared first on LA Sports Report.

Jun 11 • 9:54 PM EDT • Sports • sports.yahoo.com

Sindhu, Tanvi in action at Australian Open QF, Indians look for Archery World Cup medals: Indian Sports LIVE, June 12

Here are all the updates from Indian sports on June 12, 2026.

Jun 11 • 9:37 PM EDT • Sports • espn.com

Sindhu, Tanvi in action at Australian Open QF, Indians look for Archery World Cup medals: Indian Sports LIVE, June 12

Here are all the updates from Indian sports on June 12, 2026.

Jun 11 • 9:37 PM EDT • Sports • africa.espn.com

Nintendo and The Pokemon Company update Palworld lawsuit, limited to older versions only

There’s been another development involving Nintendo and The Pokemon Company’s lawsuit against Palworld. When all is said and done, the legal battle will only involve the current version of the game. It’s now been discovered that Nintendo and The Pokemon Company amended the scope of their claims. Originally, they were going after all versions of Palworld. However, things have changed...

Jun 11 • 8:27 PM EDT • Technology • nintendoeverything.com

Updated: Tracking RFK Jr.’s promises to remake health in America

STAT is tracking goals and promises of Robert F. Kennedy Jr. and his Make America Healthy Again movement — successes, incompletes, and fails.

Jun 11 • 8:00 PM EDT • Health • statnews.com

iOS 27: All the New Health and Fitness Features

Apple was rumored to be working on an AI health service, but it was scrapped well before the iOS 27 beta came out. It could resurface in the future, but for now, there are a handful of health and fitness changes in the update. Design Apple redesigned the Browse section of the Health app, and it now uses a card-style interface instead of a list. It is more colorful and easier to see the different categories.

Jun 11 • 7:35 PM EDT • Technology • macrumors.com

Braves versus White Sox rain delay updates

It’s raining in Chicago, y’all. The weather has not been conducive to playing baseball most of the afternoon in Chicago. Here’s a forecast. Looks decent at 10pm and it appears that MLB wants this game to happen and happen in front of 25 people. Stay tuned for updates.

Jun 11 • 7:22 PM EDT • Sports • sports.yahoo.com

Telegram brings back its Wear OS app after five years with chats, voice messages, more

Five years after killing its Wear OS app, Telegram is reviving support for Android smartwatches with its latest update. Earlier...

Jun 11 • 4:25 PM EDT • Technology • 9to5google.com

SpaceX live updates: Elon Musk's rocket company set to price hyped IPO

SpaceX will price its hugely anticipated IPO on Thursday, setting the stage for SPCX stock to begin trading on Nasdaq on Friday.

Jun 11 • 3:07 PM EDT • Business • businessinsider.com

Galaxy Z Fold 7 gets two more Galaxy S26 features in its latest update

The Galaxy Z Fold 7 may be last year’s foldable flagship, but it’s still getting features from the Galaxy S26...

Jun 11 • 1:55 PM EDT • Technology • 9to5google.com

Star Fox designer "choked up" by graphics in new Nintendo Switch 2 remake

Ever since it was announced, Star Fox has been drawing plenty of attention thanks to its unusually realistic visuals – a style not often associated with Nintendo titles. The impressive presentation has already left many fans eager to see more of the game ahead of its June 25 launch on Nintendo Switch 2. As of this week, players have been...

Jun 11 • 12:52 PM EDT • Technology • nintendoeverything.com

Gemini can now control your Google TV’s settings, but only on these models

Announced earlier this year, Google TV is now rolling out a Gemini update that lets you adjust TV settings with...

Jun 11 • 12:45 PM EDT • Technology • 9to5google.com

Boox updates 6-inch pocketable Android e-reader with stylus support

The Boox Go 6 Gen II turns one of the best Android e-readers into a pocketable notepad with support for...

Jun 11 • 11:55 AM EDT • Technology • 9to5google.com

Weekly Sports Business Update

Sports & Entertainment Business News - Week of June 11th, 2026

Jun 11 • 11:45 AM EDT • Business • sports.yahoo.com

2026 World Cup schedule, scores, live updates: Group stage kicks off with Mexico vs. South Africa in Mexico City

Jun 11 • 11:30 AM EDT • Sports • sports.yahoo.com

Starfield Update 1.16.244

The latest update to Starfield has arrived, containing multiple stability fixes as well as addressing several gameplay and UI issues.

Jun 11 • 11:08 AM EDT • Technology • bethesda.net

Google Pixel updates left phones useless, bootlooping for some – a fix is now in sight

Some Google Pixel phones have been hit with bootloop issues, but a fix is now available, sort of. For the...

Jun 11 • 10:15 AM EDT • Technology • 9to5google.com

Destiny 2's final update causes the biggest jump in players in nearly two years, as Marathon numbers coincidentally drop to near their lowest

Destiny 2's final update has brought back thousands of lapsed players, and the turnout has given people hope that it may not be the end, after all.

Jun 11 • 8:17 AM EDT • Technology • eurogamer.net

OBL 6/11: Best Comeback In Sports? Mandatory Minicamp Wraps Up

Chris Brown and Steve Tasker updated the latest news from One Bills Drive as the team wrapped up their mandatory minicamp. They discussed their biggest takeaways and what they expect as the team heads into its break before training camp. They asked the li

Jun 11 • 8:00 AM EDT • Sports • buffalobills.com

Galaxy S25 gets Galaxy S26’s two Galaxy AI features missing from its One UI 8.5 update

The Galaxy S25 series' new update brings two Galaxy AI features from the Galaxy S26 lineup that were missing from its One UI 8.5 update.

Jun 11 • 3:00 AM EDT • Technology • sammobile.com

WHO urges targeted action to strengthen emergency workforce capacities for shared health risks across the Asia-Pacific region

At a time when the world is more interconnected than ever, the World Health Organization (WHO) is disseminating a comprehensive regional analysis of shared health risks across Asia and the Pacific, urging Member States to invest in enhancing workforce capacities regionwide to mitigate these risks and ensure health systems are better prepared to anticipate, tackle and withstand a range of crises and shocks. Over 100 delegates from 49 countries and areas in the Asia-Pacific region reviewed results from the regional risk analysis during the WHO-led Asia Pacific Health Security Action Framework (APHSAF) Stakeholders Meeting in Malaysia. Synthesizing insights from 21 strategic risk assessments and more than 800 multisectoral experts, the regional analysis highlighted an urgent imperative: countries must proactively invest in emergency workforce preparedness to navigate a landscape where climate hazards, disease outbreaks and geophysical events increasingly overlap. These complex converging crises create devastating, compounding impacts on health systems and communities – reiterating the need for investing in a fit-for-purpose regional health workforce and multisectoral action.Key findings: an evolving risk landscape More than half of the participating countries ranked flooding, cyclones, dengue and pandemic-potential respiratory pathogens as being of high or very high risk, while antimicrobial resistance, landslides and gastroenteritis remain widespread concerns as well. “Given that 51% – over half – of these assessed hazards are deeply interconnected, isolated health interventions are no longer sufficient,” said Dr Saia Ma’u Piukala, WHO Regional Director for the Western Pacific. “Extreme weather events like cyclones and floods directly trigger subsequent disease outbreaks, while environmental degradation – driven by sea-level rise, coastal erosion and saltwater intrusion – fuels health risks across the Pacific. Mitigating these cascading risks requires unified, cross-sectoral action linking environmental, agricultural and public health policies to build true regional resilience.” Priority recommendations for action To address critical vulnerabilities, WHO calls on Member States in the Asia-Pacific region to urgently prioritize the following strategic actions: Bridge workforce capacity gaps. Embed and standardize emergency preparedness within academia to promote regional workforce interoperability. Foster multisectoral coordination. Address ad-hoc taskforce responses and fragmented surge support through formalized contingency plans and standard operating procedures that are frequently updated and tested. Secure sustainable financing for emergencies. Overcome systemic barriers to access dedicated funding for both immediate anticipatory actions and long-term emergency preparedness initiatives. Enable emergency-ready primary health care. Embed emergency management into public health workforce readiness planning. Ensure that emergency planning is inclusive. Establish clear pathways for inclusive emergency planning that actively involves communities most at risk and other vulnerable groups. Optimize communication. Update risk communication and community engagement strategies, aligning them with seasonal risk calendars. Elevating workforce readiness to meet regional health risks While the gaps identified are significant, the Asia-Pacific region possesses solid foundational pillars, including dedicated clinicians, laboratory staff, rapid response teams, emergency medical teams and extensive community networks. However, to adequately address the compounding nature of modern crises, the various components of the emergency workforce must collaborate cohesively. True resilience depends entirely on transforming this currently fragmented workforce into a highly trained, interconnected and rapidly deployable asset. To achieve this, WHO is actively advancing regional workforce capacities through the Global Health Emergency Corps initiative. This initiative – supported by the Gates Foundation and the Institute of Philanthropy – seeks to build a seamless network of emergency workforce across borders and sectors, ensuring that when a crisis strikes, a standardized, well-coordinated and trained workforce is immediately ready to respond. “Scaling up emergency workforce readiness is no longer optional,” said Dr Gina Samaan, Regional Emergency Director for WHO in the Western Pacific. “It is the definitive factor that will determine how effectively the Asia-Pacific region safeguards health and protects lives in an increasingly unpredictable future.” ____________________For more information, or to arrange media interviews, contact: Ara Johannes, WHO Western Pacific Health Emergencies Division: johannesa@who.int WHO Western Pacific Communications: wprocom@who.int

Jun 10 • 8:00 PM EDT • Health • who.int

Here’s everything new in Android 17 QPR1 Beta 4 [Gallery]

With Android 17 QPR1 Beta 4 today, Google is rolling out a much needed update that addresses various bugs from the last big release.

Jun 10 • 4:44 PM EDT • Technology • 9to5google.com

Apple Shares Massive List of Over 250 Changes Across iOS 27, macOS Golden Gate, and More

During its WWDC 2026 keynote on Monday, Apple briefly showed a slide with hundreds of new features and enhancements coming across iOS 27, macOS 27 Golden Gate, watchOS 27, tvOS 27, and visionOS 27. All of the software updates are currently available as developer betas, and they are expected to be released to all users in September. We already highlighted some of the key new features from the slide, and now we have shared a categorized list of all of the more than 250 changes shown.

Jun 10 • 4:34 PM EDT • Technology • macrumors.com

Android 17 QPR1 Beta 4 Just Released for Pixel Phones

Following the release of Android 17 QPR1 Beta 3 at Google I/O a few weeks back, Google has now given its Pixel phones another update, this time to Android 17 QPR1 Beta 4. In this new QPR1 Beta 4...

Jun 10 • 4:29 PM EDT • Technology • droid-life.com

Cruz sets aggressive timeline on college sports bill - Live Updates

The Senate Commerce chair laid out a plan to get his legislation through the Senate this summer, but House opposition remains.

Jun 10 • 2:58 PM EDT • Sports • politico.com

Maryland Football 2026 Spring Catch-Up, Horseshoe Crab Sandwich

Route 1 is both my approach to this article AND a major thoroughfare in College Park, Maryland! A long, long time ago, I promised that, in lieu of starting B1G 2026—The Last One Ever?(!)—until, give or take, the Fourth of July, we would be doing drop-in updates on the various teams of the Big Ten: […]

Jun 10 • 2:31 PM EDT • Sports • sports.yahoo.com

Gemini Is Down? Live Updates on Google Workspace's AI Errors

It's not just you. Many Google users are encountering "Something went wrong" issues on Wednesday.

Jun 10 • 10:38 AM EDT • Technology • cnet.com

I On Politics

DUTCH KILLS ASSN MEETING JUNE 11: The Dutch Kills Civic Association will hold their final General Meeting of the season on Thursday, June 11 at 7:00 pm at the Growing Up Green school, located at 39-27 28th Street in Long Island City. Officers from the 114th Precinct will give updates about the community. QUEENS HOMEOWNERS

Jun 10 • 10:27 AM EDT • Politics • qgazette.com

Destiny 2’s Monument Of Triumph Update Is A Beautiful, Tragic Ending

Destiny 2's finale update, Monument of Triumph, has arrived, and it's everything it needed to be. But it's an utter tragedy the game will die after this.

Jun 10 • 9:19 AM EDT • Technology • forbes.com

Google Gemini is down — live updates on rapidly growing outage

Gemini users are reporting problems today

Jun 10 • 8:42 AM EDT • Technology • tomsguide.com

Google TV Streamer update unlocks a major hidden upgrade for your smart home setup

The Google TV Streamer received its first major 2026 update, adding the April patch and Thread 1.4 for a convenient smart home experience.

Jun 10 • 8:15 AM EDT • Technology • androidauthority.com

Foley Hoag Advises Vesica Health in Sale to Photocure ASA

Learn more about the latest updates in legal, with expert commentary and insights from trusted attorneys from Foley Hoag LLP. Foley Hoag is a professional community of highly qualified attorneys from all over the US.

Jun 10 • 8:00 AM EDT • Health • foleyhoag.com

Google TV Streamer’s new update turns it into a better smart home device

The first big Google TV Streamer of 2026 is here – yes, six months into the year. Timing aside, though,...

Jun 10 • 6:30 AM EDT • Technology • 9to5google.com

Joe Burrow gives a health update

Bengals quarterback feeling good during OTA’s

Jun 10 • 6:29 AM EDT • Health • sports.yahoo.com

This week in Santa Cruz County business: Events aim to boost visitors to Seabright amid latest Murray Street Bridge closure; air corridor project underway; Joby-Archer lawsuit developments

With the Murray Street Bridge set to be closed through September, business owners and community leaders have plans to bring visitors to the neighborhoods around the Santa Cruz Harbor this summer. Jessica M. Pasko's weekly look at local business also includes updates on a project to connect four regional airports, including Watsonville's; legal jabs between air mobility rivals; and plenty more names, numbers and dates to know.

Jun 10 • 6:00 AM EDT • Business • lookout.co

Your Pixel Watch’s next big Wear OS update is almost here

Verizon says Wear OS 7 is already rolling out!

Jun 10 • 3:26 AM EDT • Technology • androidpolice.com

White Sox Minor League Update: June 9, 2026

A sweep across the system as affiliates go 0-6 across the board

Jun 10 • 1:04 AM EDT • Sports • sports.yahoo.com

Pokémon Pokopia Updated To Version 1.1.0, Includes Improvements & Fixes

Here are the full patch notes

Jun 9 • 9:05 PM EDT • Technology • nintendolife.com

Election update: Republican Steve Hilton to face Becerra in November

The British former Fox News host has secured enough votes to advance to the November governor's race election

Jun 9 • 7:45 PM EDT • Politics • calmatters.org

Toby Fox Shares New Development Update On Deltarune Chapter 6

Work on Chapter 7 may also start this year

Jun 9 • 7:30 PM EDT • Technology • nintendolife.com

Apple Updates App Store Guidelines With Stricter Rules for Low-Quality Apps

Apple updated its App Store Review Guidelines this week, adding stricter language around low-quality apps. The 4.3 Spam rule already barred overly simple apps in saturated categories, but Apple now includes language saying low-effort apps could be pulled from the App Store. Apps in oversaturated categories that are not updated, improved, or do not attract customers may be removed, according to Apple.

Jun 9 • 6:52 PM EDT • Technology • macrumors.com

Deltarune Chapter 5 Release Date Revealed as Toby Fox Offers Promising Update for the Future

Deltarune Chapter 5 finally has a release date, and Undertale mastermind Toby Fox has used the opportunity to give fans a progress update on Chapter 6.

Jun 9 • 5:42 PM EDT • Technology • ign.com

Destiny 2 Hits Highest Player Count in Two Years Following Final Update's Release, Shatters Marathon's All-Time Peak

Destiny 2 is seeing a massive resurgence with the release of its final update.

Jun 9 • 4:41 PM EDT • Technology • ign.com

Roundup: Existing home sales / Faith Technologies / University Lakes update

A May surge: U.S. existing home sales rose in May to their highest level since December, reaching an annual pace of about 4.17 million. The increase was driven by slightly lower mortgage rates and stronger buyer activity. However, affordability remains a challenge as home prices stay elevated and supply is still limited. CNBC has the […]

Jun 9 • 3:19 PM EDT • Business • businessreport.com

All the Liquid Glass Changes in macOS Golden Gate

When Liquid Glass launched in macOS Tahoe, Apple faced criticism over how the design looked on the Mac. Some people felt that Liquid Glass in macOS Tahoe was an afterthought with little impact from the design update, while others had issues with contrast, readability, rounded corners, and design consistency. There were long complaint threads on the MacRumors forums and on Reddit, and some people refused to update.

Jun 9 • 3:11 PM EDT • Technology • macrumors.com

Oregon, all 36 counties reach updated behavioral health agreement to boost care

Mental health care services across Oregon are getting a boost under a new agreement between the state and all 36 counties aimed at improving accountability and

Jun 9 • 3:03 PM EDT • Health • kval.com

Family of teen injured at Butte carnival shares health update

Butte-Silver Bow Sheriff Ed Lester shared a statement Tuesday morning on behalf of the family of the teen injured at the carnival in Butte on Sunday.The family

Jun 9 • 2:44 PM EDT • Health • nbcmontana.com

Toby Fox shares update on what's happening with Deltarune Chapter 6

Work continues on Deltarune, and creator Toby Fox provided an update on Chapter 6 today. In case you missed the news, fans won’t have to wait long to experience the next part of the game. Chapter 5 was featured in the Nintendo Direct presentation today and we learned that it’s coming out later in the month. In a newsletter, Fox...

Jun 9 • 2:35 PM EDT • Technology • nintendoeverything.com

Fans Just Crashed The Destiny 2 Servers To Demand A Sequel

Players rushed in the moment the final update went live

Jun 9 • 2:30 PM EDT • Technology • kotaku.com

Chase Offers Small Businesses More Credit Insights

Chase has introduced new tools for small business in its Chase for Business mobile and online hub. The updates, announced Tuesday (June 9), include the

Jun 9 • 2:22 PM EDT • Business • pymnts.com

Microsoft June 2026 Patch Tuesday fixes 3 zero-day, 200 flaws

Today is Microsoft's June 2026 Patch Tuesday, with security updates for 200 flaws and three publicly disclosed zero-day vulnerabilities.

Jun 9 • 1:57 PM EDT • Technology • bleepingcomputer.com