SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " visual " 420 found 🔀 AI-powered Shuffle
Star Fox Review: Can't quite teach an old Fox new tricks
The Switch 2 Star Fox remake comes with high-effort visuals and a fun battle mode, but its campaign feels stuck in the past.
Anyone can fake a scientific image with AI, tricking even academic journals – and undermining trust in science
Several scientific fields rely on visual evidence to illustrate their claims. Inaccurate AI-generated images put the credibility of science at risk.
Pinterest and SM Entertainment Partner on K-Pop Content With Hearts2Hearts
Pinterest and SM Entertainment have partnered to launch official Pinterest boards tied to K-pop group Hearts2Hearts' second mini album, Lemon Tang, offering fans exclusive behind-the-scenes visuals.
Zeiss Medical Technology Collaborates With Envision Health Technologies to Advance Glaucoma Care Using VR-Based Testing
JENA, Germany—Zeiss Medical Technology, a leader in medical optics and digital healthcare solutions, has announced a strategic collaboration with Envision Health Technologies, a digital eye health company founded by glaucoma surgeon Lama A. Al-Aswad, MD, MPH, CEO, to help advance glaucoma care through gamified virtual reality (VR) technology. The companies said this collaboration aims to firmly strengthen scientific and clinical credibility in VR-based visual function testing, supported by Zeiss’ long history of innovation in perimetry, and will bring together clinical expertise and software innovation to help advance clinically relevant, patient-centered technologies for modern glaucoma care.
A Big Change Is Coming to Roku TVs
A big transformations are underway across the Roku TVs home screen as leading manufacturers, including TCL, begin implementing standardized home screen interfaces on their devices. This shift replaces the previous customized designs that each brand had developed independently with the uniform Roku platform experience. The result is a more consistent visual presentation that emphasizes the […]
Franciscan Health Spirited Celebration Friday October 9th
This October, you’re invited to a night of elegance, celebration, and community impact. Join Franciscan Health as we honor 150 years of healthcare ministry from the Sisters of St. Francis of Perpetual Adoration at the Spirited Celebration Gala! It all happens Friday, October 9th at 6 PM at the Center for Visual & Performing Arts in Munster. Enjoy a cocktail hour, plated dinner, live music, DJ, dancing, photo booth, plus silent and live auctions, wine and whiskey pulls, and incredible entertainment — including Ric Federighi and WIMS Radio, Chris Florek & Ever After Entertainment, and more. Tickets are $250, with
ENTERTAINMENT: Fayetteville art exhibit seeks entries; book festival names ‘headliner’
Aug. 10 is the deadline for Northwest Arkansas visual artists to submit works to Fayetteville’s Walton Arts Center for the sixth annual “Our Art, Our Region, Our Time” group art exhibition.
2026 World Cup billed as ‘largest entertainment attack surface in history’
As the tournament is underway across North America, Palo Alto Networks warns that temporary supplier ecosystems, vulnerable municipal infrastructure, and geopolitical tensions are creating risks fo...
Saint Louis Science Center to reopen James S. McDonnell Planetarium with unprecedented upgrades
The Saint Louis Science Center will reopen the James S. McDonnell Planetarium on July 18, featuring revolutionary new technological upgrades to the space’s sound, visuals, and capabilities. Alongside the new upgrades, the Science Center will introduce two new live shows that take full advantage of the planetarium’s updated features. “This equipment allows us to match […]
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Nintendo says Zelda: Ocarina of Time Switch 2 remake has "stunning visuals, updated designs, and timeless gameplay"
Nintendo gives a bit of additional information about its remake of The Legend of Zelda: Ocarina of Time for Switch 2.
See a Diamond Planet, an Exploding Star and a Black Hole Up Close in a New Immersive Virtual Reality Experience
Informed by science from the Smithsonian Astrophysical Observatory and astronomers worldwide, this “documentary that you can walk through” visualizes the cosmos in a 3-D introduction to the universe
Tomb Raider: Legacy of Atlantis developers used gen AI to get "the right answers faster", Crystal Dynamics explains
Tomb Raider: Legacy of Atlantis developers Crystal Dynamics and Flying Wild Hog used gen AI to create placeholder assets to assist with visualisation.
Waze is finally getting a visual upgrade people have been asking for
Better late than never
Star Fox designer "choked up" by graphics in new Nintendo Switch 2 remake
Ever since it was announced, Star Fox has been drawing plenty of attention thanks to its unusually realistic visuals – a style not often associated with Nintendo titles. The impressive presentation has already left many fans eager to see more of the game ahead of its June 25 launch on Nintendo Switch 2. As of this week, players have been...
Apple Maps to Get These 10 New Features in iOS 27
Apple Maps is getting a range of new features in iOS 27, headlined by an upgraded Flyover experience that uses AI to improve the realism and detail of its aerial imagery. Flyover is a longstanding feature of Apple Maps and lets users explore more than 350 cities in 3D with detailed landmarks, roads, parks, and buildings. Apple described the enhanced Flyover in iOS 27 as combining aerial imagery with AI models to produce sharper, more lifelike visuals of cities around the world.
The science of seeing inside explosions
During the Manhattan Project, Los Alamos scientists needed a diagnostic tool. Like an x-ray confirming a broken leg bone, the researchers wanted to be able to see into the smoke cloud of detonation products. They needed to verify that the implosion remained symmetric to ensure an efficient detonation. Although it was a time when scientific breakthroughs came quickly, this challenge stumped them, and their initial efforts to use x-rays to visualize the event were limited.
Minecraft coming Nintendo Switch 2
We’re excited to announce that a native version of Minecraft is coming for Nintendo SwitchTM 2! This version of Minecraft is optimized to take advantage of the console’s more powerful hardware – and what’s exciting is it also allows us to bring Vibrant Visuals to the Switch 2.
Nomad’s best Qi2 25W wireless charger just got a transparent version, and I can’t stop looking at it
The Stand One charger from Nomad got a massive visual upgrade that leaves the view of the Qi2 wireless charging...
NC State’s Errol K. Seaver Re-Elected as the Chad Bunn Legacy President of the Collegiate Sports Video Association
RALEIGH, N.C. – Errol K. Seaver, who has spent the past seven seasons as the Director of Football Visual Production for NC State football, has been re-electe...
Scientists finally complete Schrödinger’s 100-year-old color theory
Researchers have finally resolved a key problem in a 100-year-old theory of color, showing that the qualities we perceive in colors are intrinsic to the mathematics of color space itself. The discovery sharpens our understanding of human vision and could lead to more precise color technologies and visualizations.
Welcome Back, 47: HITMAN Classic Trilogy Remastered Revealed - Coming 2027
Saber Interactive has partnered with IOI for HITMAN Classic Trilogy Remastered, boasting enhanced visuals, improved performance, and new features, all while preserving the systems, tone, and freedom of the iconic original trilogy.
World Food Safety Day 2026: EFSA advancing safer food through science
Every year, unsafe food causes illness, long-term health problems and economic harm for millions of people worldwide. World Health Organization estimates that contaminated food causes 866 million illnesses and 1.52 million deaths annually, affecting nearly one in nine people globally. For World Food Safety Day on 7 June 2026, EFSA is reaffirming its commitment to turning scientific evidence into safer food for everyone.
Ace Combat 8 Asks You to Play the Hero, Whether You Are One or Not
We played Ace Combat 8: Wings of Theve and found it to be visually stunning with appreciated gameplay improvements and a deep story we couldn't get enough of in our limited hands-on time so far.
Marshall Health Network, Intermed Labs advance next-generation surgical visualization through spatial arthroscopy
HUNTINGTON, W.Va. – Marshall Health Network, in collaboration with Intermed Labs (IL), has announced the development of spatial arthroscopy, an innovative technology designed to transform how surgeons visualize and interact with minimally invasive procedures. The project, currently in development, was conceptualized by Chad D. Lavender, M.D., and represents a new frontier in surgical ergonomics and digital […]
Amazon will show AI product images when you search for some reason
Amazon will use visual search and AI to show AI generated product images that match your search queries. The retailer says it will help guide users to products.
Rayman Legends Retold Launching October 1
The reimagined adventure of the beloved 2013 classic features stunning 3D visuals, a new story, thrilling dragon rides, new musical stages, and more.
Rayman Legends Retold announced for Nintendo Switch 2
Following a recent leak, Ubisoft made it official that it’s developing Rayman Legends Retold. The game is heading to Nintendo Switch 2 on October 1, 2026. Rayman Legends Retold is a remake of the 2013 game. Ubisoft has overhauled the visuals, now in 2.5D / 3D. The team is also adding in new content such as a new villain, a...
Gigabyte Introduces the AORUS ELITE Series Gaming Monitors with OLED or Mini LED Panels
Gigabyte, the world's leading computer brand, announced its AORUS ELITE Series monitor lineup, bringing together next-generation Tandem OLED technology and the world's first 5K Multi Mode Mini LED glossy gaming monitor across 27 to 32-inch models. The new series combines premium visual quality, excl...
Stray Nintendo Switch 2 launch trailer - adventure game appears with upgraded with visuals, frame rate, 4K, and mouse controls
Stray has now made its way to Nintendo Switch 2, and along with that, we have a new launch trailer. This edition includes upgraded visuals, 4K, and improved frame rate, alongside mouse control. More information about the title itself can be found in the following overview: Lost, alone and separated from family, a stray cat must untangle an ancient mystery...
First Look at iPhone 18 Pro Color Options Revealed by Dummy Models
Leaker Sonny Dickson today shared images of iPhone 18 Pro dummy models in the device's four rumored colors, offering the first real-world look at what to expect from the lineup visually. Corroborating previous rumors, the dummies show the iPhone 18 Pro Max in Light Blue, Black, Silver, and Dark Cherry. Dickson said "Cherry will probably be the next hit, orange did very well". Cosmic Orange was the signature color of the iPhone 17 Pro and proved popular with customers.
Nvidia has retired its GeForce Control Panel app after 20 years
Nvidia has now ported across all of the major Control Panel features to its Nvidia app.
Scientists warn that current vitamin B12 guidelines may be putting your brain at risk
Getting enough vitamin B12 to meet current health guidelines may not actually be enough to protect the aging brain. Researchers at UC San Francisco found that older adults with “normal” but lower levels of active B12 showed signs of slower thinking, delayed visual processing, and more damage to the brain’s white matter — the communication highways that help different brain regions work together.
Visualizing Teen Mental Health: Oakland Students Highlight Caregivers Through Photography
A recent workshop facilitated by several Bay Area organizations asked Oakland high schoolers to visualize the impact their caregivers have on their mental health.
Mozilla officially confirms Firefox 2026 "Nova" redesign, and you can already enable it
Mozilla has formally confirmed the upcoming 2026 “Nova” redesign for Firefox, revealing details on its refreshed interface, modern visual style, and new user experience.
AI, chickens and big wins for San Diego students
Students studied everything from visual attention software to lutein-rich egg yolks.
AI & Science: What Is the Future of Discovery?
Continued progress in artificial intelligence, its expanding usefulness in science, and its contributions to landmark advances suggest that we may have entered a new era of AI for science.The breakthroughs so far—such as predicting the structure of practically every known protein, with profound implications for our understanding of biology, health, and the treatment of disease—are notable not only for what was achieved but also how it was achieved and what that suggests for scientific progress. This special double issue of Dædalus poses the question: What is the future of scientific discovery in this new age of AI? Thirty-three scientists responded. Bringing perspectives from life sciences and medicine, cognitive science and neuroscience, the physical and earth sciences, chemistry and materials science, computer science, mathematics and the social sciences—they draw on their work at the frontier of AI and science. The authors write with an eye to the future, not just the present. They explore what is being achieved and what possibilities lie ahead; examine AI’s limitations and efforts to move forward; and investigate the larger implications of AI-assisted science—on how science is done, the role of the scientist, and the scientific method, as well as the challenges and complexities involved.The authors together exemplify a long-standing bidirectional relationship: AI advancing science, while science advances AI. Where that relationship will take us—a golden age of discovery? New scientist-machine collaborations? Autonomous labs? Discoveries without human understanding?—is a future we are only beginning to imagine, and one we must also shape if the beneficial possibilities are to be realized.Image: UMAP sculptures visualizing three Dædalus volumes on artificial intelligence. © 2026 by Refik Anadol.
Opinion | A Teochew hit film shows what’s ailing Chinese entertainment
A new box-office surprise is a warning to the industry that visually stunning fare featuring ‘traffic stars’ is not good enough.
Interstellar's most-discussed scene is treated as exotic science fiction, but the family-separation problem it dramatises is one of the more actively studied subjects in long-duration mission planning.
The scene that has stayed with most viewers of Christopher Nolan’s Interstellar is not the wave-planet, or the visualised black hole, or the climactic library of moments. It is the one in the middle of the film where Matthew McConaughey’s character, Cooper, watches twenty-three years of his children’s recorded video messages, having lost that span […]
Visualizing sound: Scientists reveal hidden behaviors of sound waves
An international team of scientists has developed a new analysis of how sound waves behave, revealing surprising effects that have largely been overlooked for decades. In the new paper in Scientific Reports, ...
HLS Vegetation Indices
In this explainer, each vegetation index includes a visualization, an example application, and a description of the index that highlights how HLS’s increased temporal revisit empowers new research.
Google's Much-Improved App Icons Are Rolling Out Now
The old icons that debuted five years ago had very little to visually differentiate them.
New MatterChat Model Helps AI to ‘See’ the Language of Science
From writing emails to generating computer code, much of the artificial intelligence prevalent in our daily lives has succeeded by mastering one domain: text. However, this leaves a major blind spot in the physical sciences, where models depend on the high-resolution, three-dimensional data of the physical world, like the intricate lattice of atoms in a crystal. Delivering on the promise of using AI for science requires teaching these data-driven text models to seamlessly “talk to” physics-based models. Now, a new AI framework from Lawrence Berkeley National Laboratory (Berkeley Lab), called MatterChat, solves this problem by creating a specialized “bridge.” It connects the conversational power of a Large Language Model (LLM) with a physics-based AI that models “interatomic potentials”: the complex physical forces between atoms. The resulting system already significantly outperforms general-purpose AI tools like GPT-4 at predicting material properties, and the team hopes it can accelerate scientific discovery by serving as a robust research partner that provides grounded insights and generates step-by-step instructions for synthesizing novel materials. A paper describing this work was recently published in Nature Machine Intelligence. “Traditional simulations can provide the physical rigor required for materials science, yet their computational cost remains prohibitive for high-throughput screening. Conversely, while LLMs excel at rapid knowledge synthesis, they inherently lack the ‘structural vision’ to interpret materials directly from their underlying atomic coordinates,” said Yingheng Tang, a postdoctoral researcher in Berkeley Lab’s Applied Math and Computational Research Division (AMCR) and lead author on the paper. “MatterChat was built to solve this dilemma, empowering LLMs with a structural ‘vision’ that allows researchers to leverage their full potential for solving complex, real-world materials challenges.” Empowering language models to solve complex challenges in materials science To build MatterChat, the Berkeley Lab team drew inspiration from technologies like Vision Question Answering (VQA) and Text-to-Image (T2I) generation. In these tasks, AI must translate high-level text concepts into visual images, or vice versa. Doing so requires developers to build tools that “bridge” two fundamentally different forms of data. The researchers adapted this concept to the physical sciences. With MatterChat, they created a “bridge model” that successfully connects an LLM’s general knowledge with the deep understanding of the atomic-scale world encoded in scientific interatomic potentials. Until now, researchers using LLMs to solve materials problems usually had to feed them raw data files as if they were just strings of text. It’s like asking an AI to understand a complex 3D engine based only on a parts list: the LLM can read the names, but it can’t “see” how the atoms fit together in space. MatterChat solves this by training a specialized AI bridge model, pre-trained on millions of crystal structures and an LLM, to align the LLM’s representation of the world with the interatomic potential’s representation of the world. The bridge model can translate physical insights into a format the LLM can actually understand. By giving the LLM these “scientific eyes”— a scientific “inductive bias” in the terminology of AI — the Berkeley Lab team has transformed it into a robust research tool capable of providing grounded scientific insights into complex materials challenges, such as predicting thermal stability or analyzing electronic band gaps. “We think of atoms as living in a physical space, but from a machine learning perspective, they are just vectors living in some very non-trivially structured manifold in a high-dimensional Euclidean space; and, of course, the same is true for the sentences and paragraphs that we use to express our ideas about those atoms,” said co-author Michael Mahoney, Berkeley Lab’s Scientific Data Division (SDD) AI Initiative Research Lead. “The bridge model basically gets those two structures to ‘talk with’ each other.” As a proof-of-concept of this general approach, the team trained their bridge model on a dataset curated by pairing nearly 143,000 stable atomic structures from the Materials Project with their corresponding physical properties. This training data was automatically assembled using the Materials Project’s API and deliberately enriched with properties fundamental to microelectronics design — like formation energy and bandgap — allowing MatterChat to learn the complex patterns connecting a material’s atomic blueprint to its functional performance. To validate their model, the researchers benchmarked MatterChat against a suite of other AI systems, from general-purpose LLMs to other specialized scientific AI methods. The results show that MatterChat consistently outperformed its competitors across a range of tasks. The model was more accurate in classifying material types and demonstrated superior precision in predicting numerical properties. For example, it excelled at predicting a material’s bandgap, a property critical for designing new electronics from high-capacity energy storage to next-generation computer chips. “Our design is significantly more efficient because we don’t have to build a massive AI model from the ground up,” said co-author Zhi (Jackie) Yao, a research scientist in Berkeley Lab’s AMCR. “Instead, we take two powerful, pre-trained models — a structural encoder for materials physics and an open-source LLM — and use them off-the-shelf. The only component we actually train is the lightweight ‘bridge model’ that translates between them. It’s the difference between building an entire car factory and simply designing a smart adapter that connects a world-class engine to a world-class navigation system. This approach is not only computationally efficient, but also makes the system modular, so we can easily upgrade components or adapt the bridge for other scientific domains in the future.” Crucially, this modular design highlights exactly how institutions like Berkeley Lab and the Department of Energy are carving out a highly valuable niche in the booming AI landscape. Rather than competing with Silicon Valley tech giants to build ever-larger language models from scratch, the lab is focusing on the specialized connective tissue that makes commercial AI useful for hardcore science. Because the bridge model approach underlying MatterChat is forward-compatible, it is perfectly positioned to leverage these parallel tracks of innovation. As Mahoney pointed out, “We expect that industry will continue to develop improved LLMs, and we expect domain scientists and facilities will continue to generate new data. An important part of scientific machine learning is not simply to solve problems on today’s data, but instead to develop general methods that will be forward-compatible with orders of magnitude more data, whether from scientific domains or from LLMs.” According to Yao, the MatterChat project, which was initially developed and enhanced with funding from a Berkeley Lab Laboratory Directed Research & Development (LDRD) Program, will now expand its capabilities. In a collaboration with Fermilab, MatterChat is already contributing to a U.S. Department of Energy Genesis Mission project — called Accelerating eXtreme Environment Specs-to-Silicon (AXESS) — that aims to speed up the development of next-generation, high-speed, radiation-hardened detectors for challenging particle physics experiments by using advanced 3D integrated circuits (chiplets) and AI-driven data analysis. In addition to the LDRD support, the team also credits supercomputing resources at the National Energy Research Scientific Computing Center (NERSC), located at Berkeley Lab, with MatterChat’s success. “We are incredibly grateful to NERSC; this research simply would not have happened without access to the Perlmutter supercomputer through their AI for Science program,” said Tang. Wenbin Xu, a NERSC postdoctoral fellow at the time, was also a major co-author of the work, as was Benjamin Erichson, a research scientist in Berkeley Lab’s SDD, highlighting the benefits of AMCR-SDD collaboration on AI for science. ### Lawrence Berkeley National Laboratory (Berkeley Lab) is committed to groundbreaking research focused on discovery science and solutions for abundant and reliable energy supplies. The lab’s expertise spans materials, chemistry, physics, biology, earth and environmental science, mathematics, and computing. Researchers from around the world rely on the lab’s world-class scientific facilities for their own pioneering research. Founded in 1931 on the belief that the biggest problems are best addressed by teams, Berkeley Lab and its scientists have been recognized with 17 Nobel Prizes. Berkeley Lab is a multiprogram national laboratory managed by the University of California for the U.S. Department of Energy’s Office of Science. DOE’s Office of Science is the single largest supporter of basic research in the physical sciences in the United States, and is working to address some of the most pressing challenges of our time. For more information, please visit energy.gov/science.
20th Anniversary iPhone's Curved Display to Improve a Year Later
Apple is already planning a second version of the "four-edge bending" display that is rumored to debut on next year's 20th-anniversary iPhone, claims a new report out of Korea. For the 20th-anniversary iPhone, Apple is said to be introducing a display that curves down around all four edges of the device for a borderless visual experience.
BioShock creator says Nintendo Switch 2 proves gaming graphics are hitting "diminishing returns"
Ken Levine, creator of BioShock, recently used the Nintendo Switch 2 as an example while criticizing the gaming industry’s increasing obsession with graphical realism, arguing that the medium has reached a point of “diminishing returns” when it comes to visuals. Speaking with IGN, Levine discussed how modern games continue to chase photorealism, but believes players and developers alike are starting...
Growing group of Sonoma County small businesses hit by website-based discrimination claims
One plaintiff is linked to hundreds of lawsuits against Bay Area companies claiming their websites discriminate against him as a visually impaired person. The cases filed on his behalf share in common a Southern California law firm behind…
Figure1_YukiNagao_20260511
Figure 1: A visual comparison showing how interfacial proton transport, previously merged in conventional measurements, can now be separated and measured at each interface.
Arizona Science Center's new experience features Bad Bunny's music and visuals of Puerto Rico
The experience features a program with original immersive visuals and 360-degree cinematography set to Bad Bunny’s music.
STEINS;GATE RE:BOOT launches August 20 for PS5, Xbox Series, Switch 2, PS4, Switch, and PC
Science Adventure series visual novel reboot STEINS;GATE RE:BOOT will launch for PlayStation 5, Xbox Series, Switch 2, PlayStation 4, Switch, and PC via Steam on August 20 in Japan, MAGES. announce…
A remake of Star Fox 64 is coming to Switch 2 this June
New visuals, new features, and new cutscenes: 30 years later, Star Fox is back with a bang.
ACT Entertainment Features Visual Productions NetPanel User Interfaces At InfoComm 2026
LAS VEGAS ― The new Visual Productions NetPanel Series will be showcased at InfoComm 2026 (
ARRI Introduces Omnibar LED Linear Fixture for Film, Live Entertainment, and Content Creation
ARRI has announced Omnibar, a battery-powered, IP65-rated multi-color LED linear fixture available in two-foot (Omnibar 2) and four-foot (Omnibar 4) versions, each in black or blue/silver housing. Omnibar is available...
OpenAI Picks MediaTek Over Qualcomm For Its First Smartphone, Customizing The Dimensity 9600 With A Dual-NPU Architecture To Challenge The iPhone
OpenAI's smartphone will use a customized Dimensity 9600 chip, replete with a dual-NPU architecture and enhanced HDR for visual sensing.
Forza Horizon 6's Full Resolution & FPS Details Revealed For Xbox Series X|S
All the visual & performance info you need
Samsung Electronics Announces New Leadership at the Visual Display Business
Won-Jin Lee to lead the Visual Display Business
Samsung Elec appoints new head of Visual Display business
Samsung Electronics said on Monday it has appointed Lee Won-jin as the new head of its Visual Display Business.
How A.I. Is Transforming China’s Entertainment Industry
A.I.-generated microdramas have taken off. Celebrities have threatened legal action against the use of their likeness, while actors say jobs have dried up.
Not Even Japanese Bathhouses Are Immune From Shocks of Iran War
High fuel costs are imperiling the Japanese sento, a long-declining industry that remains a vital social lifeline for the country’s isolated elderly.
ChatGPT Images 2.0 is a hit in India, but not a big winner elsewhere, yet
Users in India are embracing ChatGPT Images 2.0 for creative, personal visuals — from avatars to cinematic portraits.
From mushrooms to molecules, science becomes art
URochester’s annual Ed and Barbara Hajim Art of Science Competition showcases how scientific discovery takes visual form across disciplines.
Dr. Takanori Fujiwara in Computer Science receives IEEE PacificVis Early Career Award
Takanori Fujiwara, assistant professor in Computer Science, has been named a recipient of this year’s IEEE PacificVis Early Career Award, recognizing his significant contributions to the field of visual analytics and his leadership within the research community.
eFootball™ x NARUTO SHIPPUDEN Collaboration | KONAMI DIGITAL ENTERTAINMENT B.V.
Naruto x Neymar Jr. Sasuke x Kubo Headline a Football x Shinobi Crossover Where…
Apple's AI Smart Glasses Likely to Support Hand Gesture Controls
Apple is developing a set of AI smart glasses to rival products like the Meta Ray-Bans, and MacRumors has learned a few more details about Apple's work on the device from an inside source. The AI glasses will include two cameras. A high-resolution camera will be included for capturing photos and videos that can be shared on social media and used like iPhone photos. A second lower-resolution wide-angle lens will read hand gestures and provide visual input for Siri.
Science Films Can Inspire Mindful Observation That Grounds Audiences in Local Nature
Surveys show science films help audiences comprehend new concepts through visual narratives. During Climate Week NYC 2025 last September, more than 100 people gathered on Governors Island for a screening of OBSERVER, a documentary film from the Science Communication Lab. The New York Climate Exchange, Stony Brook University and Science Communication Lab/Wonder Collaborative partnered to
How Apple (AAPL) Plans to Turn the iPhone Camera into an AI Tool
Tech giant Apple ($AAPL) is planning to turn the iPhone’s camera app into an AI tool as part of its upcoming iOS 27 update. Instead of keeping its Visual Intelligen...
Camera in iOS 27 to feature Siri mode with enhanced Visual Intelligence, per report
Apple is saving its big Siri upgrade for iOS 27’s reveal in June, and it sounds like one of the...
Apple Plans a Siri Camera Mode and Upgraded Visual AI in iOS 27
Apple Inc. is planning to embed artificial intelligence more deeply into the iPhone’s camera app, adding a new Siri mode alongside the standard photo and video options in its upcoming iOS 27 operating system.
Binghamton University Art of Science exhibit opens to public
Annual exhibit showcases scientific research through visual art, with contest winner to be announced.
Annual car show provides visual entertainment
For me, it’s a chance to reminisce and remember my youth and cars were a big part of that time.
Search Live gets ready to follow Gemini with a colorful visual update
Experimenting with the latest beta version of the Google app, we were able to see a refreshed Search Live interface.
Visual Voice and JAEBC Launch Strategic Partnership to Bridge Japan-Africa Entertainment Sectors
/PRNewswire/ -- Visual Voice Inc. (Headquarters: Shibuya, Tokyo; CEO: Tetsuya Bessho), the operator of Short Shorts Film Festival & Asia (SSFF & ASIA)—one of...
Scientists capture electrons forming strange patchy patterns inside quantum materials
Researchers have, for the first time, directly visualized how electronic patterns known as charge density waves evolve across a phase transition. Using cutting-edge microscopy, they found these patterns form unevenly, breaking into patches influenced by tiny structural distortions. Unexpectedly, small pockets of order persist even above the transition temperature. This reveals that electronic order fades gradually rather than disappearing all at once.
Google Gemini is planning a welcome visual upgrade for your chats
An animated background is in the works
Pokémon Champions Producer Acknowledges Visual 'Limitations' Amid Ongoing Fan Scrutiny of Series' Graphics
The Pokémon Company's technical director has acknowledged continued fan scrutiny of the series' visuals, seen most recently in criticism for Pokémon Champions.
Visualizing the White House Correspondents’ Dinner shooting incident in maps
A suspected gunman was apprehended Saturday after blowing past a security checkpoint at the Washington Hilton just as events were getting underway for the annual White House Correspondents’ Dinner.
Algeria eliminates trachoma as a public health problem
The World Health Organization (WHO) reports validating Algeria as having eliminated trachoma as a public health problem. This makes Algeria the 29th country globally to achieve this significant milestone. "Algeria’s elimination of trachoma is a historic triumph that connects the past, present, and future of public health, and is rooted in a century-long commitment," said Dr Tedros Adhanom Ghebreyesus, WHO Director-General. "This milestone proves that with sustained political will and on-the-ground leadership from committed health professionals, we can eliminate neglected tropical diseases and build a healthier, more resilient future for all." For decades, Algeria implemented the WHO-recommended SAFE strategy to eliminate trachoma. These activities included provision of surgery to treat the late blinding stage of the disease (“trachomatous trichiasis”, TT), conducting mass administration of antibiotic treatment, carrying out public awareness campaigns to promote facial cleanliness and personal hygiene as well as improvement in access to water supply and sanitation. Trachoma is the first neglected tropical disease to be eliminated in Algeria. Trachoma is a disease of the eye caused by infection with the bacterium Chlamydia trachomatis. It is a public health problem in 30 countries and is responsible for the blindness or visual impairment of about 1.9 million people. Blindness from trachoma is difficult to reverse. Based on November 2025 data, 97 million people live in trachoma endemic areas and are at risk of trachoma blindness. Infection spreads through personal contact (via hands, clothes, bedding or hard surfaces) and by flies that have been in contact with discharge from the eyes or nose of an infected person. With repeated episodes of infection over many years, the eyelashes may be drawn in so that they rub on the surface of the eye. This causes pain and may permanently damage the cornea. In 2024, 87,349 people received surgical treatment for advanced stage of the disease, and 44.4 million people were treated with antibiotics. Global antibiotic coverage in 2024 was 39%. Outbreak News Today is a reader-supported publication. To receive new posts and support my work, consider becoming a free or paid subscriber. Subscribe
ASUS Announces Availability of ROG Strix and TUF Gaming Dual Mode Monitors
ASUS today announced the availability of the ROG Strix XG27UCG Gen 2 (XG27UCGR), the ROG Strix XG27UCS Gen 2 (XG27UCSR), and the TUF Gaming VG27UQEL5A gaming monitors. These gaming monitors feature 27-inch 4K Fast IPS panels with a 0.3 ms response time (minimum) for crisp visuals and smooth high...
Review: Saros on PS5/Pro: Beautiful Visuals, Polished And Approachable
An Unreal Engine 5 game that looks nothing like it.
Welcome Back, Captain – Here’s What’s New in Assassins Creed Black Flag Resynced
Assassin’s Creed Black Flag Resynced revitalizes a fan-favorite adventure with state-of-the-art visuals, gameplay upgrades, and new content. Set sail July 9.
Ranked: AI Models U.S. Businesses Pay For
OpenAI has long been the leader for paid usage by U.S. businesses, but Anthropic has closed the gap with tools like Claude Code and Cowork.
Huge and Highly Praised Crimson Desert PS5 Patch Out Now, Difficulty Options and Better Visuals Included
The game's biggest update yet
Galaxy S25 One UI 8.5 changelog leaks days before Stable rollout
Leaked changelog reveals One UI 8.5 stable update for the Galaxy S25 series will bring a noticeable visual refresh, leaning into cleaner layouts, blur effects, and more fluid elements that adapt naturally to how you use the phone daily. Galaxy AI takes center stage with smarter, more practical tools. From screening calls with Bixby to […]
How can scientists visualize cellular life with greater precision? - Salk Institute for Biological Studies
Highlights Salk researchers collaborated with scientists at Albert Einstein College of Medicine to develop a new class of probes for imaging living cells The probes, called visible-spectrum antigen-stabilizable fluorescent nanobodies (VIS-Fbs), generate high-contrast images with minimal disruption to normal cellular activity The technology enables more precise investigation of complex biological processes, including cell signaling, development, and disease progression LA JOLLA—Fluorescent proteins have revolutionized science, enabling researchers to tag and visualize individual molecules in living cells, tissues, and animals. Using these tools, researchers have watched viruses infect cells in real time, observed cellular trash collection, and tracked the signaling that spurs tumor growth.
AI technology lets blind fans 'feel' live sports action
For the millions of blind and visually impaired sports fans worldwide, there's a transformative new way to experience live sports.
The most jaw-dropping visuals from Coachella 2026
From colorful stage sets to brilliant light shows, Coachella 2026 was a photographer's dream.
San Francisco’s mental health board, drug policy under scrutiny this week; Pyramid to get landmark status
This week, the highlights at City Hall include the likely reorganization of a commission overseeing mental health policy, support for drug-free supportive housing, and the possible landmarking of the city’s most visually distinctive building after over 50 years on the skyline. On Monday, the Rules Committee will have a full docket ranging from an ordinance […]
Gemini Live redesign replaces fullscreen interface on Android
Visually, Gemini Live has remained mostly unchanged since launch, but Google is now testing a redesign that removes the fullscreen interface.
Zelda taught me the importance of play – and has helped me deal with work, parenting and grief
I initially dismissed the Wid Waker’s cartoonish visuals as juvenile. Then I fell in love with the game sense of joy and have tried to carry it into all aspects of my life
Zee Entertainment Announces Strategic Investment in PhantomFX
Zee Entertainment Enterprises Ltd. (‘Z’) has announced a strategic investment in visual effects and animation studio Phantom Digital Effects Ltd. (PhantomFX) to strengthen its presence in the
Beyond Prompting: Using Agent Skills in Data Science
How I turned my eight-year weekly visualization habit into a reusable AI workflow
Cosm Breaks Ground on Immersive Entertainment Venue in Downtown Cleveland
CLEVELAND — Cosm, along with Bedrock and Rock Entertainment Group, have broken ground on a new entertainment venue located at the intersection of East 4th Street, Prospect Avenue and Huron Road in downtown Cleveland. Dubbed Cosm Cleveland, the venue will sit directly across from Rocket Arena (formerly Rocket Mortgage Fieldhouse), home of the NBA’s Cleveland Cavaliers and AHL’s Cleveland Monsters. The two professional sports franchises are owned by Dan Gilbert, founder of Rocket Mortgage, Bedrock and Rock Entertainment Group. Spanning approximately 64,000 square feet and rising three stories, Cosm Cleveland will comprise two programmatic elements: The Dome and The Hall. Through Cosm’s proprietary technology called Shared Reality, the venue will merge a stadium-like atmosphere with state-of-the-art visuals in a communal setting. Rossetti Architects designed Cosm Cleveland, and Bedrock is leading the development. The venue, which will anchor Bedrock’s Rock Block mixed-use development, is slated to open in 2027. “This is a major milestone for our downtown Gateway District, and the arrival of Cosm is a testament to our community’s spirit and resilience,” says Cleveland Mayor Justin Bibb. “This incredible venue will enhance our city’s reputation as a hub for sports and entertainment, drawing visitors from near and far to experience a…
A new Android 17 beta reveals plans for “Pixel Glow” light animations.
Google just released the fourth beta for Android 17 today, and now, 9to5Google and Android Authority point out that it contains mentions of a new lighting feature that we might see on the next round of Pixel phones. The Pixel Glow details say it “uses subtle light and color on the back of your device to inform you of important activity when it’s face down,” when interacting with Gemini, or when favorite contacts are calling. [Link: Pixel Glow 'visual feedback' tool might just hint at big Pixel 11 hardware changes | https://www.androidauthority.com/pixel-glow-3658443/ | Android Authority]
Pixel Glow 'visual feedback' tool might just hint at big Pixel 11 hardware changes
Is Google bringing rear RGB lights to the Pixel 11 series? References to a "Pixel Glow" tool in Android 17 Beta 4 raise the possibility.
New Codex features include the ability to use your computer in the background
An in-app browser allows visual feedback while building websites and more.
4 New Apple Intelligence Features Found in Apple Code, Likely in iOS 27
iOS 27 is likely to introduce at least four new Apple Intelligence features that function within system apps, based on backend code discovered by Nicolás Alvarez and confirmed by MacRumors. First up, Apple is expected to lean more heavily into Visual Intelligence in iOS 27, since the company is reportedly developing AI wearable devices that will leverage the feature. Apple is reportedly working on smart glasses, AirPods with cameras, and a wearable AI pin or pendant.
Towards better vision: WHO South-East Asia regional meeting on eye health
The WHO South-East Asia Regional Meeting on Eye Health was convened to address the substantial and persistent burden of avoidable vision impairment in the Region. South-East Asia accountsfor nearly one third of the world’s blind and visually impaired population, with cataract, uncorrected refractive error, and diabetic retinopathy contributing to more than 90 percent of cases. The meeting responded to the need for coordinated action to achieve the 2030 global targets for effective cataract surgical coverage and effective refractive error coverage, and to advance implementation of the Regional Action Plan for Integrated People Centred Eye Care. It provided a platform for reviewing progress, identifying system gaps, and strengthening country pathways to accelerate universal access to quality eye care.
2026's dark horse GOTY contender just hit 1.0 and you can’t miss it
The visually dazzling Sol Cesto breaks a dungeon crawler down to its essence
Artemis II crew used modern photography to tell the visual story of their lunar journey – and update some classic Apollo images
A space historian explains how the Artemis II crew reimagined some Apollo-era photos and found spectacular new angles.