SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " delivers " 553 found 🔀 AI-powered Shuffle
AMC Entertainment Attracts More Than 4.3 Million Moviegoers Worldwide as THE ODYSSEY Delivers the Biggest Opening Weekend for an R-rated Film Across AMC’s U.S. Circuit Since 2024
Six U.S. AMC locations operated around the clock throughout the weekend, running THE ODYSSEY showtimes for more than 85 consecutive hours to…...
Snapdragon 8 Gen 5 phones compared: Which one is right for you?
Motorola recently introduced the Motorola Edge 70 Max, a phone powered by the Snapdragon 8 Gen 5. In terms of compute metrics, this system-on-chip represents the absolute pinnacle of high-end value engineering, serving as the next best sub-flagship silicon right after the ultra-premium Snapdragon 8 Elite Gen 5. It delivers sustained frame rates and high […]
Qubit error mitigation technique delivers million-fold speedup
Post-processing corrects qubit errors in quantum annealers, dramatically accelerating solution optimization for complex, real-world problems.
Victor Marx reflects the unsettling nature of today politics
Victor Marx barely won, but his victory delivers a strong statement about the nature of today's politics. It shows what happens when a party stops seriously competing and instead indulges its fever dreams.
NASA’s Psyche Mission Delivers Mars Flyby Data, Time-lapse Video
NASA’s Psyche spacecraft flew by Mars on May 15, using the planet’s gravity to gain speed and slightly tilt its trajectory. The flyby also gave the team an
Hospital that delivers a third of D.C. babies to close a postpartum unit
MedStar Washington Hospital Center cites financial pressure and declining birth rates. But health advocates are alarmed.
Duke Freshman Delivers Scouting Report on Himself
A Duke Basketball freshman delivered a very good scouting report on himself as Summer work continues.
AMD Ryzen 7 7700X3D Review
The AMD Ryzen 7 7700X3D delivers fantastic gaming performance thanks to 3D V-Cache. Priced at $330, it offers more FPS than the Intel Core Ultra 7 270K Plus, at a similar price point. Energy efficiency is impressive with low temperatures, making it an strong choice for gamers wanting high-tier CPU performance without breaking the bank.
ESPN’s wide receiver ranking delivers another slight to DeVonta Smith
League executives, coaches and scouts left DeVonta Smith off ESPN's top 10 ranking, which reminds everyone that the Eagles are still undervalued.
Trump endorses 'Pillow Man' Mike Lindell for Minnesota governor
Trump praised Lindell as “one of America’s greatest and most hard working Patriots” and gave formal backing to a fellow election denier a day before the Republican president delivers a national address he says will focus on election security.
Chairman Griffith Delivers Opening Statement at Subcommittee on Health Hearing on Maintaining U.S. Leadership in Biomedical Innovation
The Committee on Energy and Commerce is the oldest standing legislative committee in the U.S. House of Representatives and is vested with the broadest jurisdiction of any congressional authorizing committee.
Chairman Griffith Delivers Opening Statement at Subcommittee on Health Markup of Three Bills Combatting Illicit Drug Threats
The Committee on Energy and Commerce is the oldest standing legislative committee in the U.S. House of Representatives and is vested with the broadest jurisdiction of any congressional authorizing committee.
New York becomes first state to freeze new AI data centers in move critics warn could drive away jobs
Dem Gov. Kathy Hochul announced the nation's first statewide moratorium on new AI data centers while officials develop new environmental standards.
Energy efficiency that delivers measurable business results
Lower costs, improve reliability and boost productivity with DTE Energy rebates, financing and customized energy efficiency solutions.
Handover of Health Commodities
Joint Handover of Health Commodities Speech of Chargé d’Affaires Steve Bremner (…) Thank you for joining us. I am here today to demonstrate how U.S. foreign assistance under President Trump’s America First Global Health Strategy and our bilateral health MOU makes America safer and stronger while helping Madagascar build a more self-reliant health system. Through our bilateral Global Health Memorandum of Understanding (MOU) signed in December 2025 with the Ministry of Public Health, our two governments outlined shared priorities and responsibilities, including a strong focus on infectious disease threats and Madagascar’s increasing ownership and co-investment in its own health system. The MOU outlines the structure and terms of U.S. support to Madagascar’s health sector from 2026 through 2030, with a total commitment of $134,305,000 from the U.S. government and $41,216,252 from the Government of Madagascar to work jointly to address malaria, maternal and child health, polio and global health security issues. Stronger health systems help prevent instability and reduce the risk that infectious diseases reach the United States, making both our countries safer. America First foreign assistance is clear and disciplined: It is a tool of strategic engagement, not global charity. Every U.S. taxpayer dollar must show measurable results, reduce long-term dependence on U.S. taxpayer resources, and support greater self-reliance in recipient countries. Support must be efficient and targeted, with zero tolerance for fraud, waste, or abuse. This year, through the U.S.-funded Global Health Supply Chain Program – Procurement and Supply Management project, we are distributing: 989,250 long-lasting insecticide-treated nets, worth $2,000,000 to 63 districts and 1,661 Community Health Centers across Madagascar, with the third and final delivery of these nets having arrived in late June. Through the U.S.-funded Momentum Country and Global Leadership (MCGL) project, we are funding: The full cost of Starlink internet connectivity equipment procurement, installation, and one-year subscription for 31 priority District and Regional Health Offices. Through the U.S.-funded Strengthening Infectious Disease Detection Systems project, we are supplying: 908,523 pieces of critical medical equipment and a modernized digital surveillance system to the Ministry of Public Health. These materials will strengthen health systems, improve response capabilities, and help those most in need of protection from mosquito-borne diseases — particularly malaria, which continues to claim the lives of children and women at an unacceptable rate. Deployed effectively, they will contribute to reducing maternal and newborn mortality in rural and hard-to-reach communities where the need is greatest. In these same underserved areas, Starlink connectivity will play a critical role in enabling the rapid transmission of health data and information to central levels, ensuring that decision-makers receive timely, actionable intelligence and can mount swift, coordinated responses to protect populations. For Americans, this support delivers concrete benefits. Stronger health systems in Madagascar help detect and contain infectious diseases before they spread across borders, protecting American and Malagasy families. More stable, healthier countries can expand trade and economic cooperation with the United States. Our goal is not permanent support; it is temporary, targeted assistance that helps Madagascar save lives while achieving greater self-reliance and independence from foreign assistance. To the health workers and community health agents here that will use the products we’re delivering today: your dedication and skills save lives. Your work exemplifies the kind of local ownership that will enable Madagascar to reduce dependence on foreign assistance and manage the country’s health challenges. This targeted support delivers results today while helping Madagascar build toward a future where it can sustain and expand those health gains independently, ensuring that today’s U.S. support leads to Madagascar’s self-sufficiency. Thank you, Misaotra.
United States Delivers Life-Saving Health Supplies and equipment to Madagascar
United States Delivers Life-Saving Health Supplies and equipment to Madagascar U.S. Chargé d’Affaires Steve Bremner presided over a handover ceremony to the Government of Madagascar, represented by President of the Refoundation Col. Michaël Randrianirina, marking the delivery of nearly one million mosquito nets, over 900,000 pieces of critical laboratory equipment, and 33 internet connectivity systems. The assistance – valued at more than $2.2 million – is part of a broader U.S.-Madagascar health partnership, outlined in our bilateral Global Health Memorandum of Understanding (MOU) signed in December 2025, totaling $134 million from the U.S. government from 2026 through 2030. “This assistance is clear and disciplined – it is a tool of strategic engagement, not global charity,” said Chargé d’Affaires Steve Bremner. “Every U.S. taxpayer dollar must show measurable results, reduce long-term dependence on U.S. resources, and support greater self-reliance. Stronger health systems in Madagascar help detect and contain infectious diseases before they spread across borders, protecting American and Malagasy families alike.” The assistance includes: 989,250 long-lasting insecticide-treated mosquito nets - worth $2 million – will be distributed to 63 districts and 1,661 community health centers across Madagascar. Malaria remains one of the leading causes of death in the country, claiming the lives of children and women at an unacceptable rate. The third and final delivery of these nets arrived in late June and will be distributed starting this July until mid-October, ensuring that those most at risk of mosquito-borne disease now have access to this basic but life-saving protection. U.S.-funded Global Health Supply Chain Program – Procurement and Supply Management (GHSC-PSM) project will ensure the distribution. 908,523 pieces of critical medical and laboratory equipment – valued at $180,000 – including personal protective equipment, laboratory supplies, diagnostic tools, and cold chain equipment – along with a modernized digital surveillance system to Madagascar’s Ministry of Public Health. This support through the STRIDES (Strengthening Infectious Disease Detection Systems) program bolsters Madagascar’s ability to detect and respond to outbreaks of diseases such as monkeypox, plague, rabies, polio, and Ebola before they become regional or global threats. Over $30,000 of funding for the full procurement, installation, and first year of service for 33 Starlink satellite internet systems at priority districts and regional health offices across the country. These systems will allow health workers in remote and underserved communities to transmit health data quickly to central decision-makers – enabling faster, better-coordinated responses when disease outbreaks occur. U.S.-funded Momentum Country and Global Leadership (MCGL) will implement this project. As the country’s largest bilateral health donor, the United States remains committed to the principle that a stronger, healthier Madagascar makes for a stronger, safer world – and a stronger, safer America.
Harrison Ford turns heads with toned physique during Los Angeles bike ride
Harrison Ford, 83, was spotted on a solo bike ride in Los Angeles, revealing his muscular physique and proving his fitness routine still delivers.
Disney+ Will Be Adding a Live TV Streaming Service From Hulu
So what’s happening to Hulu+ Live TV after the Hulu app shuts down? Disney has announced it will integrate Hulu with Live TV directly into the Disney+ application later this year. This development signals a significant shift in how the company delivers content to millions of subscribers across the United States. The move comes amid […]
Tigers' Framber Valdez delivers needed outing against Athletics
Detroit's No. 2 starter rebounded from two tough starts.
Tofu vendor delivers much more than healthy food to an east Tokyo neighborhood
Akiko Sugaya wheels a cart through the alley-like streets of eastern Tokyo selling tofu, the protein-rich staple favored in much of Asia.
Tofu vendor delivers much more than healthy food to an east Tokyo neighborhood
Akiko Sugaya wheels a cart through the alley-like streets of eastern Tokyo selling tofu, the protein-rich staple favored in much of Asia.
Porsche delivers 122,306 sports cars in the first half of the year
Dr. Ing. h.c. F. Porsche AG delivered a total of 122,306 vehicles to customers in the first half of 2026 (previous year: 146,391), representing a decline of 16 per cent.
Takeaways: Trump leaves NATO summit declaring ‘a lot of love’ with allies after a rocky start
NATO Secretary-General Mark Rutte says the message from a summit in Ankara, Turkey, is that “NATO delivers.”.
Digimon Story: Time Stranger on Switch 2 is a solid port and very good handheld, but needs some more work
Digimon Story: Time Stranger delivers a great handheld experience with some small issues, but it should've been better docked.
Science review panel finds CIRES delivers exceptional value to NOAA and the nation
Reviewers concluded that CIRES consistently exceeds its goals and significantly enhances NOAA's scientific and operational capabilities.
Zlatan Delivers Honest Take After USA Falls To Belgium: 'It Was A Reality Check'
FOX Sports soccer analysts Zlatan Ibrahimović and Thierry Henry offered mixed but candid reactions after the United State's World Cup loss to Belgium.
Shakira delivers a master class in stamina and showmanship at concert
BALTIMORE – Two months ago, Shakira performed for nearly 2 million people in Brazil. On Monday, July 6, she played for a packed venue of 14,000 in Baltimore.
Real Madrid forward Rodrygo delivers hopeful recovery update
Physical issues and injuries suffered by their players has been one of the most significant problems that Real Madrid have faced in the last few years, and this problem has undoubtedly played a role i...
WATCH: Trump delivers keynote address at ‘Salute to America 250’ event on the National Mall
Speaking in Washington after storms prompted a roughly two-hour evacuation of the National Mall, Trump honored veterans, including several from World War II and one of the first Black officers to lead a Special Forces team in combat in Vietnam.
37th Annual Bill Hoy Kiwanis Rodeo Delivers Three Days of Excitement, Entertainment, and Community Impact - Clarksville Online - Clarksville News, Sports, Events and Information
Clarksville, TN - Thousands recently enjoyed the 37th Annual Bill Hoy Kiwanis Rodeo, a 3-day event that each year brings world-class team roping, barrel
Vance hopes Burnham delivers ‘structural change’ amid ‘broken’ UK politics
The US vice-president said the next prime minister must figure out ‘how to get Britain back on track’.
Trump delivers ominous warning to political opponents at America 250 event
Latest World & National News & Headlines
USA TODAY delivers current national and local news, sports, entertainment, finance, technology, and more through award-winning journalism, photos, and videos.
The best sporting events on TV this weekend
If you’re reading this then you’re probably well on your way to enjoying a relaxing holiday weekend. The Fourth of July always delivers a wide array of sporting entertainment to watch and this year comes with the added bonus of…
Mamdani delivers address to mark nation's 250th birthday
Mamdani’s 15-minute speech covered a range of topics about America.
Philippines' 80-year bet on America
Eight decades after the US recognized Philippine independence, Manila remains closely tied to Washington through treaties, military cooperation and billions in trade. DW went to Manila and Washington to ask what this partnership delivers — and who pays the price.
Latest World & National News & Headlines
USA TODAY delivers current national and local news, sports, entertainment, finance, technology, and more through award-winning journalism, photos, and videos.
Zohran Mamdani to deliver a speech marking America’s 250th birthday
The New York City mayor will speak from George Washington’s desk hours before President Trump delivers a speech from Mount Rushmore.
Kalamazoo residents submit signatures to put Healthcare Action Plan on November ballot
Kalamazoo residents submitted enough signatures to the Kalamazoo City Clerk Wednesday morning to put an initiative on the November ballot for a local healthcare
Milwaukee Brewers' Joey Ortiz Delivers Heroics in Late Innings
Facing roster pressure after a top prospect's arrival, the infielder silenced critics with a clutch eighth-inning blast to secure a vital victory and solidify his place with the Milwaukee Brewers.
Alt-rock band Drip Edges hits the stage at Gabe’s
Drip Edges, led by Jeremy Scott, delivers powerful alt-rock influenced by power pop bands like Sugar and the Smithereens, showcasing catchy, dynamic tracks that highlight the lead singer’s dedication to
49ers Insider Delivers Commanders Blunt Reality on Brandon Aiyuk
The Washington Commanders are a side character in the rift between Brandon Aiyuk and the San Francisco 49ers. In recent days, Aiyuk has made it clear that he wants to play for the Commanders.Before the remarks from Aiyuk, there was only reporting of Washington’s interest in the 49ers’ wideout. Nonetheless, that’s slightly changed with the […] The post 49ers Insider Delivers Commanders Blunt Reality on Brandon Aiyuk appeared first on HEAVY.
Toronto Blue Jays Infielder Delivers Simple Message to Fans
Ernie Clement was named an All-Star Game starter earlier this week.
Belkin launches new 14-in-1 Thunderbolt 5 dock with 140W charging and triple 4K display support
Belkin has launched a 14-in-1 Thunderbolt 5 Dock in China priced at 2,299 yuan (approximately $338). The Belkin dock ships with a 180W adapter and 1m cable and delivers 140W USB Power Delivery over a single Thunderbolt 5 connection, with bandwidth scaling from 80Gbps to 120Gbps for high-resolution display use. Belkin briefly listed the dock on its global website at $350 before removing the page, hinting at a global launch.
Walker Buehler delivers statement win for the Padres over Dodgers
The Sporting Tribune's Fernando Ramirez writes about Walker Buehler throwing a solid game against his former team.
Hisense U7SG 4K TV: Modern Entertainment for the New Age
The Hisense U7SG 4K TV delivers stunning MiniLED visuals, 165Hz gaming performance, and Dolby Vision IQ for an immersive entertainment experience.
Morocco jails 29, including politicians and sports figures, in drug trial
Casablanca court delivers landmark verdict in 'Escobar of the Sahara' case: up to 12 years for top figures.
Latest World & National News & Headlines
USA TODAY delivers current national and local news, sports, entertainment, finance, technology, and more through award-winning journalism, photos, and videos.
How New Hampshire Motor Speedway Delivers Maximum Entertainment for the Price
New Hampshire Motor Speedway delivers more than just races — it's an immersive NASCAR weekend featuring multiple race series, live music, fan events and unforgettable atmosphere. Perfect for fans wanting excitement and great value, NHMS provides an action-packed experience that brings motorsports to life at "The Magic Mile."
2026 World Cup Odds: Back Offensive Display In Canada-Switzerland
Will Hill delivers his best bet for Wednesday's pivotal Group B showdown between Canada and Switzerland.
WMO Executive Council seeks to balance growing demands for science and services
“The demand for what WMO delivers and what National Meteorological and Hydrological Services produce - weather forecasts and warnings, climate data and standards and for scientific cooperation - is growing. Every extreme event makes that clearer,” WMO Secretary-General Celeste Saulo told the opening session.
Interwell Health delivers savings, top quality scores in Kidney Care Choices Model
Interwell Health, the largest participant in the Center for Medicare and Medicaid Innovation's Kidney Care Choices (CKCC) Model, has produced shared savings of $273 million in its first three years while also receiving top quality scores in that period, Interwell, a unit of Fresenius Medical Care, said this month.
NVIDIA Vera Rubin Delivers World-Class Supercomputers for Science
With 7 Exaflops of AI for Science and 5 Petaflops of Native FP64 Performance, Vera Rubin Packs TOP500 Supercomputing in a Single RackNews Summary: NVIDIA Vera Rubin accelerates the world's ...
Chris 'The Bear' Fallica's World Cup Best Bets Today
Chris "The Bear" Fallica delivers his daily best bets for the World Cup. Here's what he's backing on Match Day 11.
Dalton Rushing flushes a nightmare night, delivers walk-off moment
LOS ANGELES — Dalton Rushing spent most of Friday night searching for answers.
Hours after Morocco's Ismael Saibari delivers fastest goal of 2026 World Cup, Paraguay's Matias Galarza sets new record
To say Morocco got off on the right foot against Scotland doesn't quite cover it.
ICC delivers Business and Industry closing statement at Bonn Climate Change Conference - ICC
On behalf of the global business community, ICC delivered the closing statement at the pivotal preparatory meeting for COP31, urging governments to unite around a global path toward practical implementation that delivers meaningful progress on mitigation, finance, and adaptation commitments.
Traumatized: The New Politics of Public Suffering by Catherine Liu
Verso Review by Brian Tanguay Catherine Liu doesn’t write like your typical academic. This is what I noticed first about her latest book, Traumatized, a slender volume that delivers in clarity wha…
UND Athletics, Midco Sports extend broadcast and sponsorship partnership
GRAND FORKS, N.D. -- The University of North Dakota alongside Midco Sports announced on Thursday, June 18 the renewal of their Television and Multimedia Production and Broadcast Agreement, continuing a long-standing partnership that delivers high-quality coverage of UND Athletics to viewers across the country.
Trump wins two, loses one: Georgia billionaire delivers rare blow to endorsement machine
Trump-backed candidates won two of three key GOP runoffs in Georgia and Alabama, but lost the gubernatorial race to billionaire Rick Jackson.
Lenovo Tab Plus Gen 2 Delivers a Smarter, More Immersive Entertainment Experience
Today Lenovo™ introduced the Tab Plus Gen 2, the next generation of its tablet created for the increasingly fluid ways people move between media consumption,...
I spent 48 hours comparing Siri AI to Gemini — and Apple really impressed me
Apple’s new Siri AI finally delivers on its promise. After 48 hours of testing, here’s how it compares to Gemini.
New Research Reveals Growing Paradox at the Center of Business Travel
The 2026 SAP Concur Global Business Travel Survey shows business travel delivers value, but gaps between org and employee expectations widen.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Sonos launches Play and delivers portable desk sound with IP67 protection
Hands-on review of the Sonos Play at $299, a dockable, IP67-rated hybrid speaker with Trueplay tuning and phone charging; compact and ideal for desk use and light outdoor listening.
Bose QuietComfort Ultra Bluetooth Headphones (2nd Gen) drops to lowest price on Amazon
The Bose QuietComfort Ultra Bluetooth Headphones (2nd Gen) in five colors are on sale at Amazon at 16% off the MSRP. It delivers powerful noise cancelling with Bose Immersive Audio and comes with plush ear cushions.
Elon Musk: SpaceX is about taking the fiction out of science fiction
Elon Musk delivers remarks ahead of the SpaceX IPO debut.
Chairman Griffith Delivers Opening Statement at Subcommittee on Health Hearing to Examine Policies to Increase Health Care Transparency for Patients and Employers
The Committee on Energy and Commerce is the oldest standing legislative committee in the U.S. House of Representatives and is vested with the broadest jurisdiction of any congressional authorizing committee.
China delivers first samples collected from far side of the moon to Russia
The rocks were collected during the Chang’e-6 mission and the handover is the first time foreign scientists will have a chance to study them.
Tim Cook Delivers Farewell Remarks at His Last Apple Keynote as CEO
Tim Cook closed out what is expected to be his last keynote as Apple's chief executive officer today with some emotive final remarks. Wrapping up a pre-recorded video message, Cook reflected on his tenure at the company. "Some of the highlights of my time as CEO have been events like this, sharing powerful new tools with all of you," he said, adding that what developers create with Apple's platforms has been "a constant reminder that imagination has no limits".
THE WEEK OF JUNE 8, 2026
- Thousands of feds become at-will employees - Trump signs AI exec order - Academies president delivers State of the Science
Myles Garrett delivers in his first L.A. appearance
As Dolphins quarterback Malik Willis learned last month, throwing out the first pitch at a Major League Baseball game is usually a no-win proposition.
Roki Sasaki Delivers Career Highs vs. the Angels
Dodgers pitcher Roki Sasaki was all that the international scouts proclaimed him to be on Friday night at Dodger Stadium, with the best start of his career.
Patriots OT Will Campbell delivers humble reality check to critics
New England Patriots offensive tackle Will Campbell still believes his best is yet to come in the NFL.
Shohei Ohtani delivers another historic performance as Dodgers blank D-Backs
PHOENIX — The signs were everywhere long before first pitch.
How 'Avatar: The Last Airbender' season 2 delivers Toph and 'Fire Nation succession' (exclusive)
On set for 'Avatar: The Last Airbender' season 2 as the cast and crew preview what's to come (and look ahead to season 3).
Is Privia Health Stock a Buy After Hedge Fund Rubicon Founders Added Over 175,000 Shares to Its Position?
Privia Health Group delivers technology-driven solutions to optimize physician practices and support value-based care nationwide.
C Spire Launches The One Plan, Wireless and Fiber Program
C Spire recently announced the launch of The One Plan, the company’s fully converged wireless and fiber offering designed to simplify how customers connect at home and on the go. Available to both existing and new customers starting at $99 per month, The One Plan delivers one seamless experience through one plan, one bill and […]
Galaxy Z Fold 8 series may ‘significantly’ improve the display crease
A new report claims that the Galaxy Z Fold 8 delivers a “significant” improvement to the display crease, on par...
‘She delivers results’: Jared Moskowitz endorses Lauren Book for SD 30
‘She's exactly the kind of experienced, battle-tested leader our community needs back in Tallahassee.’
US Squash Launches Official Supplier Program with Harrow Sports as Inaugural Partner
Harrow Sports Designated “Official Supplier” & Sponsor of Junior Championship Tour Event; Program Delivers Membership Discounts, Offerings & Athlete Support US Squash today announced the launch of its Official Supplier Program, a new platform designed to expand value for its membership and the squash community through product discounts, access to demo equipment and new products, […]
NFL analyst delivers reality check to hopeful Panthers fans
Even after a division title and another strong offseason, the Panthers may not be true contenders in the NFC—at least according to one analyst.
AI tool helps remote monitoring clinics explore patient data
The new AI-enabled resource works like a search engine and delivers answers in seconds.
Full-length Replay: Wake Up Barstool
Wake Up Barstool delivers a daily dose of outspoken, unfiltered takes on the biggest stories in sports, featuring Dave Portnoy and the Barstool crew.
France Politics
French President Emmanuel Macron winks as he delivers a speech during a meeting with the French electrification team to accelerate national mobilization in favour of the electrification of France at
France Politics
French President Emmanuel Macron delivers a speech during a meeting with the French electrification team to accelerate national mobilization in favour of the electrification of France at the Elysee Palace,
Adam Schefter Delivers Huge News for Lions TE Sam LaPorta
Adam Schefter shared an encouraging update on Lions TE Sam LaPorta as Detroit reportedly eyes a contract extension.
Arsenal told to sign two new players this summer
Neville Identifies Key Arsenal Signings After Historic Premier League TriumphArteta Finally Delivers Arsenal GloryThere was a curious sense of inevitability about Arsenal’s title celebrations. Not i...
Seattle Mariners' Miller relishing return to good health
Seattle Mariners starter Bryce Miller is having fun on the mound again while fully healthy and showing increased velocity.
I’d switch to a Pixel in a heartbeat if it weren’t for this Samsung app
Pixel offers clean Android and fast updates, but this Samsung app delivers customization and features that Google's phone still can't match.
‘Like I Never Left’: Yankees Ace Gerrit Cole Delivers 6 Shutout Innings In Return From Tommy John
NEW YORK — Gerrit Cole walked into the Yankees clubhouse on Friday afternoon wearing a dark brown polo shirt with a matching Tom Ford belt and sharp white dress pants. This was a statement game, and even before suiting up in the Yankees pinstripes, Cole was dressed for the occasion. He was locked in, ready to dominate. The fit was part of the mentality.
resbiotic® Launches Gut Health Test In Partnership with Tiny Health: An Advanced At-Home Microbiome Test That Maps What's Really Driving Your Health
resbiotic® (res), a leading physician-developed microbiome health company, today announced the launch of the at-home resbiotic Gut Health Test in partnership with Tiny Health, a precision microbiome platform that delivers a comprehensive picture of gut health — and a clear, personalized plan for improving it.
Nvidia delivers earnings beat. See the key numbers.
Wall Street is closely watching Nvidia's fiscal year Q1 2027 earnings for signals on wider AI demand and the chipmaker's China business.
Is The MBA Really In The Middle Of A ‘Fire Sale?’
A new battle is emerging over affordability, AI disruption, and whether the traditional MBA still delivers enough return on investment.
Genius Sports Revenue Surged 31% Last Quarter. So Why Did This Investor Bail?
Genius Sports delivers real-time data and digital solutions to sports leagues, sportsbooks, and media clients worldwide.
Trump-backed Navy SEAL vet delivers major blow to Massie in fiery GOP primary
Trump targeted GOP critic Rep. Thomas Massie in Kentucky's record-breaking $32 million House primary, backing former Navy SEAL Ed Gallrein to unseat him.
France Politics
French President Emmanuel Macron delivers his speech during a conference named "No Money for Terror", on the sidelines of the G7 finance ministers meeting, aimed at cutting off financing of