SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " ache " 4,607 found 🔀 AI-powered Shuffle
Tongue Cancer Survivor Reunites with ICU Doctor Who Helped Save Her Life
After a life-threatening complication from tongue cancer surgery led to septic shock and organ failure, high school teacher Jennifer Quick spent nearly a month in the ICU at Atrium Health.
Celebrating the Science of Reading Award
"Our school district leaders and teachers deserve tremendous credit for this achievement and their continued commitment to improving literacy skills."
The $50B rural health transformation fund is pushing many hospitals to shrink
To avoid losing funding, many states are pursuing proven cost-saving models, such as downsizing inpatient care, rather than novel, untested approaches, some experts say.
Early humans were bringing fire into caves 1.8 million years ago
A new study suggests early humans were using fire in South Africa’s Wonderwerk Cave as far back as 1.79 million years ago. Researchers found burned bones deep inside the cave, where natural wildfires could not have reached, indicating that fire was likely carried in and maintained by human ancestors. The discovery pushes back the timeline for fire use and reveals surprisingly sophisticated behavior long before humans could create fire on demand.
How Kansas baseball ranks in final USA TODAY Sports Coaches Poll top 25
KU baseball reached the super regional round of the NCAA tournament in 2026. Here’s where it lands in the final USA TODAY Sports Coaches Poll top 25.
Arkansas baseball ranked 21st in final coaches poll
The Razorbacks had a 14-13 record against 10 teams ranked in the final poll.
A Major ‘House Of The Dragon’ Death Exposes What’s Wrong With The Series
The HBO series can't seem to have the same emotional impact.
What Tom Brady’s Commencement Speech Teaches Business Students
Tom Brady shares what it takes to be great in an unforgettable commencement address at Georgetown's McDonough School of Business
Free virtual event to connect thousands of teachers with University of Hawai‘i science research
Science educators around the world will get a front-row seat to groundbreaking research and innovation from the university and the company PocketLab during a free virtual unconference in July.
Kindness Is the Science
A neuroscientist and a contemplative teacher make an empirical case for flourishing.
Experts on history, politics reflect on U.S. 250th birthday milestone
As our nation’s celebration of its 250th birthday approaches, experts in history and political science at Virginia Tech can provide perspectives on how far the United States of America has advanced since its founding and the issues that will influence where it goes next.
Virginia legislators advance $205 billion budget including new tax on data centers
Virginia legislators approved a two-year, $205 billion budget proposal to fund healthcare and public education, provide 4% teacher raises and a 3.5% pay bump to state employees, establish a retail weed marketplace and hedge against decreased federal dollars.
With pending announcement on future of Sonoma State University athletics, litigation over elimination of sports reaches California Supreme Court
Litigation over SSU athletics has reached the California Supreme Court as campus leadership prepares to announce an update on the future of intercollegiate sports.
Wall of Entertainment Partners with Tubi for Original Comedy Series
Wall of Entertainment is set to premiere two new original comedy series, “Substitute Teacher” and “House Rules,” on Tubi this summer.
UNCW Launches Bachelor of Science in Data Science Program
A new undergraduate program in data science will be offered at UNCW beginning in August 2026.
Nick’s Picks | Soccer, Elections, Entertainment and More …
World Cup Hits Half Time Kansas City’s contribution to the World Cup reaches its halfway point this week. Thursday's Netherlands-Tunisia match is Game 3 of six at Kansas City Stadium, making it a natural time for a progress report: How are we doing? First up: Have we solved the traffic headaches around the stadium? The
Computer science graduate Anthony Burrows set to begin pursuing second bachelor’s in engineering this fall
Burrows, a member of the UMSL’s men’s tennis team, first came to the university as part of a cohort of 20 students from The Bahamas.
N.C. A&T College of Education Earns Top National Rating in Science of Reading Teacher Preparation
The undergraduate elementary teacher preparation program in the College of Education (CoEd) at North Carolina Agricultural and Technical State University has earned an A+ rating from the National Council on Teacher Quality (NCTQ) for how well it prepares future teachers to teach reading to elementary students.
NYC Health + Hospitals/Elmhurst Pediatric Residents and Newtown High School Train Students and Teachers to Handle Cardiac Arrest
NYC Health + Hospitals/Elmhurst today announced its pediatric residents trained nearly 200 students and staff at Newtown High School in cardiac arrest
Clive Davis, Legendary Executive Who Helped Shape Modern Music, Has Died
The Rock & Roll Hall of Fame inductee fostered the careers of icons including Whitney Houston, Bruce Springsteen, Janis Joplin and Aerosmith.
Every 2026 World Cup team ranked, according to FIFA
As this year's World Cup approaches the knockout rounds, here are the updated FIFA rankings for all 48 teams, with the USA making a major move upward.
Wright State University and Premier Health – Nursing and Health Careers Camp teaches high school students about healthcare careers
High school students from around the country learned lifesaving skills and explored careers in healthcare during Wright State University and Premier Health’s Nursing and Health Careers Camp. Continue reading →
Vance says talks with Iranian officials set 'good foundation' for a deal to end the war
On Monday, Vance described the talks as rocky but productive, with some agreements reached.
‘Problem-solving, innovation, and meaningful impact’: Jessica Fuertes-De Arcos’ multi-disciplinary Cyclone Engineering experience
Jessica Fuertes-De Arcos walked across the stage at the Iowa State University commencement ceremony to accept her bachelor’s degree in chemical engineering in May of 2026.
Trump’s Iran agreement embraces sanctions relief, a policy he and his team once denounced
For years, President Donald Trump, Secretary of State Marco Rubio and Vice President JD Vance argued against deals that provided financial concessions to Iran, saying that giving the regime money fuels terror. But now the agreement they’ve reached to end the war with Tehran is poised to hand the regime billions.
Rock Legend Rod Stewart Needs Oxygen On Stage In Frightening Moment Caught On Video
The 81-year-old was able to continue the show... but he did need to take a seat.
Why shadows on a tennis court cause headaches for players and fans
Every year at some tournaments, stadium design and the sun combine to dazzling effect — in a bad way.
Ham: Kings Likely to Retain Achiuwa Next Season
After a career-best season on a minimum deal, the versatile forward eyes a lucrative return to Sacramento following high praise from coaches and a dominant late-season scoring surge.
Will Isaiah Pacheco Be the Lions’ Biggest Free-Agent Steal?
Detroit took a chance on Isaiah Pacheco. If he returns to his 2023 form, the Lions may have landed the steal of free agency.
Social Anxiety Disorder Surging in Canada
Social anxiety disorder is now one of the most common mental health challenges in Canada, with a 71% increase in prevalence since 2002.
Vance meets top Iranian officials as US looks to get negotiations back on track
U.S. Vice President JD Vance and top Iranian officials are trying to build out the interim deal to end the war in Iran reached by the two sides last week. They are meeting at a Swiss mountainside resort near Lake Lucerne.
Electric bike and scooter injuries surge in Iowa, UnityPoint Health reports
In 2020, UnityPoint reported just 16 crash-related emergency room visits. This year alone, that number has already reached 79.
Actor Recalls How His Fling With Anderson Cooper At 25 Inspired Storyline On Hit HBO Show
"When I told [the showrunners] that, they were like, 'Oh, that's a fun story,'" Rannells said.
Most Americans see hazing as a public health issue, APSU study finds
New research co-authored by an Austin Peay State University faculty member suggests parents, coaches, educators, alumni, and community members may be just as important to preventing it.
Science & Medicine: A San Antonio researcher is studying magnets and money to treat alcohol use disorder
Alcohol use disorder affects millions of Americans, but treatment options remain limited, and relapse is common. A UT Health San Antonio researcher is studying two unconventional approaches that he hopes could one day be combined into a single, more effective treatment.
Letter: Missouri teachers need education in the 'science of reading' for kids
I give Avery Frank a grade of B for his op-ed "Teacher preparation in Missouri getting a failing grade" (June 18.) I have a special interest in reading preparation, as
I love my father deeply — which is why I want him to die quickly
If there is one thing I’ve learned watching my father’s health disintegrate, it’s that our various approaches to end-of-life care are not working.
Adam Minter: The farm crisis demands certainty from congress now
Something is breaking in farm country, and the warning signs are growing harder to ignore. The clearest indicator arrived this spring, when farm bankruptcies reached their highest level in six
Every moment ached with importance as Northampton win compelling final
Northampton show their grit and unity to prevail in a tussle of a Prem final with Exeter and secure their third English title.
Sunday Morning Showdown: Vacheron Constantin Overseas Self-Winding Vs. Girard-Perregaux Laureato Fifty 39mm
✓ Sunday Morning Showdown ✓ Vacheron Constantin's Overseas takes on Girard-Perregaux's Laureato Fifty ✓ Two stylish classics ✓ Vote here! ✓
Popular beaches closed as high bacteria levels raise health concerns for swimmers
Several states warn beachgoers about elevated bacteria levels this summer, with beach closures in Iowa, Massachusetts, New Jersey and Washington state.
Roma reject Premier League approaches for wing-back Wesley
Serie A side Roma saw Wesley impress in the 2025/26 campaign and the wing-back is already attracting interest from clubs in England.This isn’t new for the Brazilian, who picked up an injury two week...
‘The Pitt’ Season 3 Filming Has Begun. Find Out Which Cast Members Are Returning
A look at what’s ahead for the new season of HBO Max’s hit medical drama.
Health Ministry investigates suspected Ebola case after traveler develops symptoms
Israel’s Health Ministry is investigating a suspected Ebola case after a traveler returning from the Democratic Republic of Congo developed fever and headache.
Android 17 appears to have broken 5G for some Pixel owners
Android 17 is causing connectivity headaches for some Pixel users, with reports of broken 5G and missing eSIMs while Google works on a fix.
Tarik Skubal says time is running out on Tigers as trade deadline approaches: ‘We need to play better baseball or else’
Danhausen Is WWE's Perfect Sports Entertainment Character
Danhausen's meteoric rise as WWE's newest cash cow has been a phenomenon you would have to see to believe.
Why everybody wants to work at Anthropic or OpenAI
Anthropic and OpenAI are the new top-end employers. We spoke to applicants, Big Tech workers, and job coaches about why they're so in demand.
Addiction treatment hits the road in North Carolina
By Rachel Crumpler Key Takeaways: About a month ago, a young woman stopped by a bright green and blue bus parked outside the Alamance County Health Department, ready to start treatment for opioid use disorder. A mobile opioid treatment program — operating as a licensed extension of New Season Treatment Center’s Greensboro brick-and-mortar clinic — […]
Iran’s ships head homeward to Gulf for ‘business as usual’ after US deal
Tracking data shows cargo vessels departing from Malaysian waters as Washington reaches agreement with Tehran
Health advisories at 3 Anne Arundel County beaches for high bacteria levels
The “Science of Learning” Is Less Controversial Than It Used to Be
A new report tackles the challenge of integrating the science of learning into the routines, systems, and structures that shape teachers’ daily work.
Better Sports Club awards banquet celebrates Arlington students, coaches
The 70th annual Better Sports Club of Arlington awards banquet honored high school student-athletes, along with their coaches and boosters, for successes during the 2025-26 school year. More than 30 high school seniors received awards for their overall excellence during competition, in the classroom and in the community. The June 9 event was held at
Islam Makhachev’s next UFC opponent revealed after Ilia Topuria’s defeat
An Islam Makhachev-Ilia Topuria dream fight was dashed after Justin Gaethje's upset win at UFC Freedom 250.
The Special Olympics are coming to Minneapolis. Here's what you need to know
Next week, the Special Olympics come to Minneapolis June 20-26. More than 3,000 athletes and 1,500 coaches will engage in 16 Special Olympics team and individual sports. The event is expected to bring in 75,000 fans.
The Special Olympics are coming to Minneapolis. Here's what you need to know
Next week, the Special Olympics come to Minneapolis June 20-26. More than 3,000 athletes and 1,500 coaches will engage in 16 Special Olympics team and individual sports. The event is expected to bring in 75,000 fans.
Marion Kozak obituary
Feminist, teacher and socialist campaigner who fought hard for children’s rights
Mount Sinai to Lead Aspen Discussions on Youth Mental Health, and Healthspan Science and Practice
Will explore innovative approaches to mental health and new frontiers in healthspan, longevity science, and personalized care during Aspen Ideas: Health and the Aspen Ideas Festival.New York, NY and Aspen, CO, June 18, 2026 (GLOBE NEWSWIRE) -- Mount Sinai Health System experts will lead discussions on innovative community-based approaches to youth mental health and emerging scientific advances that are transforming how we understand healthy aging and healthspan at the 2026 Aspen Ideas: Health an
Intel Stock Jumps On Reported Apple Chip Business
Intel stock jumped after U.S. President Donald Trump said Apple has reached a chip manufacturing deal with Intel.
Grand Theft Auto VI Cover and Pre-Order Date Revealed in New Viral Video Months Before Release
Video game fans were given a treat on Thursday morning, as the official cover art for the highly anticipated Grand Theft Auto VI was unveiled.
Bleachers take the stage at CMAC this weekend
Bleachers perform at CMAC this Saturday. Here is what you need to know about tickets, parking, and the venue's bag policy.
Death Toll From Israeli Fire in Gaza Since Ceasefire Passes 1,000, Says Health Ministry
CAIRO, June 18 (Reuters) - The number of Palestinians killed by Israeli fire in Gaza has reached more than 1,000 since a U.S.-brokered ceasefire last October, the enclave's health ministry said on Thursday, as at least three people were reported killed in the latest strike. Medics said an ...
Morris County Track Coaches Association spring postseason honors
Who did the Morris County track and field coaches select as the outdoor season's most consistent performers?
Andy Johnson, dean of University of Hawaii coaches, sails off after 36 years
Johnson was last active UH coach hired by legendary Stan Sheriff
Purdue flips touted offensive lineman Chase Clark from Oklahoma State
Chase Clark just knew that Purdue was his new home. The Chicago (Ill.) Mount Carmel three-star offensive lineman took an official visit to Purdue last weekend. He’s now flipped his pledge from Oklahoma State to Purdue. “The visit went great,” Clark said. “The coaches stood out, and also the players’ belief in Coach Crabtree, Coach […]
Experts on history, politics reflect on U.S. 250th birthday milestone
As our nation’s celebration of its 250th birthday approaches, experts in history and political science at Virginia Tech can provide perspectives on how far the United States of America has advanced since its founding and the issues that will influence where it goes next.
iPhone Air With Dual Lens Camera Coming in Spring 2027
Apple is working on a new iPhone Air that's expected to launch in spring 2027, reports Bloomberg. The updated iPhone Air could get an Ultra Wide lens in addition to the Wide lens to make it a better value for the money. An iPhone Air with two camera lenses has reached the advanced testing phase. The device has the same design as the current model with the exception of the extra lens.
UF Health Cancer Institute Hosts Conference for Science Teachers
Science teachers from across Florida and the southeastern United States gathered in Gainesville this week for the UF Health Cancer Institute’s Cancer Research Conference for Science Teachers.
A deadly fungus that can infect cats and people is spreading
It’s just a matter of time before Sporothrix brasiliensis reaches the U.S. a CDC expert says.
Yankees Eyeing Tarik Skubal Trade as Deadline Approaches
The New York Yankees will be looking to make a decision after a new Tarik Skubal trade report.
Moving Beyond Resilience: Rebuilding the Public Health Workforce with Intention
At the Mission Critical summit, public health leaders shared forward-thinking approaches to invest in people, retain talent, and rethink how work happens.
Earth Might Have Been Sprinkling Europa With Life Since Before Animals Existed
Hundreds of sextillions of dust grains may have escaped Earth and reached Europa, raising intriguing questions about the possible transfer of life through space.
Nuanced differences on business issues separate Democratic gubernatorial hopefuls
Both Democratic gubernatorial candidates vow to boost Colorado's business atmosphere, but they offer different approaches to doing so.
On Netflix’s World Cup Show, It’s Still Called Football
When Netflix approached Goalhanger co-founder Tony Pastor last year, he assumed the streamer was interested in picking up a version of his podcast network’s The Rest Is History. In their first meeting, executives discussed episodes from the show—then pivoted the conversation. “They suddenly said in the middle of the meeting—’but actually, that’s not what we want …
Britain’s Finance Chief Confronts the Political Challenges of Fiscal Stability
Rachel Reeves came into office promising to adhere to strict rules on spending and borrowing. Two years later, a special election could determine if she will continue in her role.
Australia court bans former Star Entertainment CEO for six years, fines $495,000
Australia's Federal Court on Wednesday banned former Star Entertainment CEO and managing director Matthias Bekier from managing corporations for six years, and fined him A$700,000 ($494,620.00) over breaches tied to the handling of risks associated with money laundering and criminal activity.
Your letters: Writer uses novel character to make point about life, politics
Dear editor, In Louise Penny’s novels, her protagonist, Chief Inspector Armand Gamache, gives his subordinates a bit of advice: “Don't believe everything
How States with Health Care Cost Growth Targets Are Using Their Data to Develop Bold New Policy Approaches to Constrain Spending
News article: In a new Health Affairs Forefront article, Michael Bailit, January Angeles, and Rachel Block show how states with health care cost growth targets have
'The system is critically stressed': San Andreas and San Jacinto faults scarily close to major earthquake, study finds
The San Andreas fault and a neighboring fault in Southern California have reached their highest levels of tectonic stress in 1,000 years, and a rupture at one fault could propagate to the other, researchers found.
These 36 Scientists Are Leading the Way to Biomedical Discoveries
On June 16, Pew announced the 2026 class of Pew Scholars Program in the Biomedical Sciences, Pew Latin American Fellows Program in the Biomedical Sciences, and Pew-Stewart Scholars Program for Cancer Research. These researchers will receive multiyear grants and join a community of more than 1,000 scientists who are taking creative approaches to cancer biology, neuroscience, immunology, and more.
These companies are finding new ways to use AI and tech for security, health, and more
The 2026 AI and technology category for World Changing Ideas is full of new approaches to AI detection, mental health assessment, and even energy.
UToledo Earns National Recognition for Preparing Future Teachers in Science of Reading
Undergraduate and graduate early childhood education degree programs achieved top marks in a new report from the National Council on Teacher Quality.
Dutch children are unusually happy and healthy. Is it because of the Avondvierdaagse?
Once a year, Dutch kids, parents and teachers take part in a walking festival, heading out for four nights in a single week to explore their neighbourhoods, exercise and make friends. It’s a tradition that seems to be genuinely transformative
Seahawks rookie guard a potential impact player for 2026
Seahawks guard Beau Stephens was named by Bleacher Report as an underrated rookie that has the chance to make a big impact on the season in 2026.
Katie Thurston Delays Biopsy, New Treatment for Stage 4 Breast Cancer for 'Mental Health Reasons’: ‘I Need a Break’
Katie Thurston has been open about her fear of needles and the emotional toll of her stage 4 breast cancer journey. The ‘Bachelorette’ alum said she’s now pushing back a biopsy and new treatment to prioritize her mental health.
KC sports stars share mentorship moments with BBBSKC Littles
BBBSKC “Littles” interviewed local sports leaders about their careers and lessons learned from coaches and mentors, including sportsmanship, teamwork and resilience.
Electronic Arts Introduces EA Advertising, Launching Brands Directly Into Gameplay and Live Experiences
Connecting brands to highly engaged audiences through an exclusive EA SPORTS Partner Program, in-game integrations, creative partnerships, and scalable advertising capabilities across EA’s global portfolio Electronic Arts Inc. (NASDAQ: EA), the global leader in interactive entertainment, today announced the launch of EA Advertising , a new platform transforming how brands connect with audiences through digital and real-world experiences across its global portfolio of games. EA sits at the intersection of entertainment, sports, technology, music, and culture. Across console, mobile, and PC, our games and services reached more than 120 million players 1 each month during fiscal year 2026. Together, this scale and frequency of engagement create meaningful opportunities for brands to connect with audiences through authentic, interactive experiences. EA SPORTS is one of the largest interactive sports platforms in the world, connecting hundreds of millions of players across console, PC, and
Business Associates Face Increased Regulatory Scrutiny as Vendor Breaches Soar
The healthcare industry has the highest rate of third-party data breaches out of any sector, according to the Verizon Data Breach Investigations Report In 2017, 13% of healthcare data breaches involved healthcare vendors. Fast forward to H1 2026, and that percentage has risen to 43%. With data breaches soaring, vendors are facing increased regulatory scrutiny, and new cybersecurity requirements are due for imminent release.
BioSTL Builds Gateway for U.K.'s National Health Service Innovators with St. Louis as Launch Point into U.S. Market
BioSTL Global, the international arm of BioSTL, the backbone of the region's bio-innovation ecosystem, has reached an agreement with the innovation network commissioned by the U.K.'s National Health Service (NHS) that promises to attract new companies to St. Louis' nationally recognized healthcare industry.
Raphael Warnock shares vision for straightening out politics in new book
A sermon on "crooked places made straight" Rev. Raphael Warnock preached during President Donald Trump's first term has become the basis of a book from the now U.S. senator.
Yankees Jose Caballero's pitch clock "routine'' reaches a new level
Caballero claims that umpires are unfairly threatening to call automatic strikes against him despite acting within MLB's pitch-clock rules.
West Hartford Business Buzz: June 15, 2026 - We-Ha
A round-up of openings, closings, and other news about West Hartford businesses. Business Buzz is sponsored by NBT Bank, and we are very thankful for their support! By Ronni Newton We've just about reached that time of the year when I would like to hit pause and stay here for a
Why Marketing Feels Harder as Your Business Grows by Nathan Tayloe
At some point, most growing businesses hit the same moment. What used to feel straightforward starts to feel more complicated. Marketing takes more effort. Results feel less predictable. What once worked consistently begins delivering mixed outcomes. It is easy to assume something is broken. In many cases, nothing is. The business has simply reached a different stage. What Worked Before Starts to Lose Its Edge Early on, growth is often driven by a few things working well at the same time: Referrals are strong The value of the offering is clear The team is aligned Decisions are made quickly Marketing, in that stage, tends to feel easier because the business itself is easier to understand. As the company grows, that simplicity fades. The audience expands. Services evolve. New people join the team. More channels are added. More decisions are made across more touchpoints. Marketing is no longer communicating one clear story. It is trying to represent a more complex business. Complexity Creates Friction That added complexity does not always show up immediately. It builds over time. Messaging starts to drift. Different parts of the business describe what they do in slightly different ways. The website no longer reflects how the company actually operates. Sales conversations evolve faster than the brand. At the same time, more activity is introduced to try to keep growth moving: New campaigns More content Additional platforms More tools and reporting The volume increases. The clarity does not always keep pace. That is when marketing starts to feel harder. It’s Not a Lack of Effort Most teams respond to this stage by doing more. More output More meetings More adjustments More experimentation That effort is not misplaced. It is often pointed in the wrong direction. When the underlying issue is a lack of alignment, more activity tends to create more noise. Results become harder to interpret. Decisions take longer. Progress feels inconsistent. From the outside, everything looks active. From the inside, it feels less certain. The Real Shift As businesses grow, marketing becomes less about execution and more about alignment. The companies that navigate this transition well tend to refocus on a few fundamentals: A clearly defined audience A strong, consistent position in the market Messaging that reflects how the business actually operates Alignment between leadership, marketing, and sales When those elements are in place, execution becomes more effective again. Marketing does not necessarily become easier, but it becomes more consistent. A Different Kind of Discipline Growth introduces more opportunity, but it also demands more discipline. What worked when the business was smaller often cannot be scaled without adjustment. The systems, messaging, and decision-making that once felt intuitive need to become more intentional. That is not a sign of failure. It is a normal part of growth. Marketing feels harder because the business has become more complex. The solution is not to outwork that complexity. It is to bring clarity to it. The companies that do that well tend to regain momentum quickly. Those who do not often stay busy without seeing the same level of progress. — Learn more about how we help organizations align strategy, brand, and execution. Visit tayloegray.com, or reach out directly at nathan@tayloegray.com.
Oil prices fall on US-Iran agreement
Oil prices dropped on Sunday after President Donald Trump said an agreement with Iran had been reached and the United States would end its naval blockade on the country.
Trump says US reached a deal with Iran to reopen the Strait of Hormuz
Trump said the US reached a deal with Iran on Sunday to reopen the Strait of Hormuz, a possible end to a 15-week conflict that upended global oil markets.
Users' opinion of T-Mobile reaches a new low after bombshell discovery
T-Mobile users were surprised to learn what the carrier is doing with their data.
Americans are living longer, increasing the need of geriatricians. Does Louisiana have enough?
As the baby boomer generation reaches older adulthood and average lifespans continue to increase, the number of geriatricians needed to meet demand is also rising. Here's where the data currently stands in each state.
McHenry High social science educator honored at Teacher of the Year awards
A McHenry Community High School social science teacher was among those recently honored during the 2026 Those Who Excel and Teacher of the Year Awards in Normal.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.