SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " positive " 854 found 🔀 AI-powered Shuffle
Real Madrid’s Endrick keen on Roma move
Serie A giants Roma have been in the picture to sign Real Madrid’s Endrick in the last few months and there are increasingly positive signs that a deal could be possible in January.Corriere dello Sp...
Bucs Rookie Deemed One of NFL Draft’s Best Values
The Tampa Bay Buccaneers‘ 2026 season has been a major disappointment through three weeks. However, one positive worth pointing to is fourth-year rookie Keionte Scott. Scott has already made his draft-day value impossible to ignore, according to Justin Melo of Sports Illustrated. Melo notes that Scott has strong grades and coverage stats through three weeks. […] The post Bucs Rookie Deemed One of NFL Draft’s Best Values appeared first on HEAVY.
Irvine bat tests positive for rabies, OC Health Care Agency says
Orange County Health Care Agency said the bat was found in a neighborhood near Canyon View Elementary School
Health Officials urge caution after rabid Raccoon found in Nash County
Nash County health officials are warning residents to avoid wild animals after a raccoon found near Spring Hope tested positive for rabies.
Yankees Postseason Game-Plan Should Reflect Wild Card Series Performance
The New York Yankees have punched their ticket to the 2026 American League Division Series. A victory over the Boston Red Sox in sweep style held various positives. The Yankees need to stick to this game plan to succeed this postseason. Aaron Boone and his team entered this Wild Card Series knowing the term “Bronx Bombers” …
2 raccoons, bat found in Gloucester County test positive for rabies
Two raccoons and a bat found in Gloucester County have tested positive for rabies this week.
Neto: ‘Juventus changed a lot, positive Spalletti impact’
Neto admits Juventus has ‘changed a lot’ since he last played there in 2017, but he is feeling a ‘very positive impact’ with coach Luciano Spalletti.The goalkeeper was snapped up as a free age...
Hispanic Excellence: Business
The Panthers ‘Celebration of Hispanic Excellence’ program recognizes individuals nominated by their peers, colleagues, families or friends for the positive impact they are making in South Florida and beyond. This includes business owners, educators, creators, healthcare workers, public servants, executives and more. Last week, leaders in public service and education
Veteran Business Project Hosts Third Annual Valor to Venture Gala in Naperville Oct. 29
Veteran Business Project's third annual Valor to Venture gala is Oct. 29 at Hotel Arista in Naperville. Tickets are $300 and support veteran entrepreneurs.
It’s Time We Reframe Healthcare Organizational Culture Using Behavioral Science
Data, behavioral insights, and experimentation can be used to understand how stress, motivation, and trust shape company culture. Positively changing company culture leads to direct improvements in patient health outcomes, clinician wellbeing, and company performance.
County Health Department Alerting Community About Possible Measles Exposures at UPMC Chautauqua
The Chautauqua County Health Department is notifying the community about possible measles exposures at UPMC Chautauqua. The Department said people who tested positive for measles were at the hospit…
'Every setback also has a positive'
"I had a tumour when I was five years old," the Newcastle United head coach says. Jaissle, like so many, visualised one day becoming a professional footballer, but he was among the rare few to actually go on to do so. The former Hoffenheim defender even felt he was on the verge of a senior call up to the German national team at one stage, only to suffer a serious knee injury.
How you can help your grandparents age well, says researcher—it could benefit your well-being too
Being an involved grandparent is associated with positive health outcomes like a lower risk of mortality. Here's how it can benefit the entire family tree.
What Does Your Office Say About Your Business? by Jennifer Kraner
What does your space say about you and your business? More importantly, does it give you the best possible first impression? The minute a client, customer or patient walks through your door, they’re forming an opinion about your business – sometimes consciously, sometimes without even realizing it. Your space is communicating something about you, whether you intend it to or not. At Big Sky Design, we work with all kinds of commercial businesses, including many medical practices, law firms and other corporate offices, and I’ve seen first hand how much thoughtful design can influence that first impression. For businesses in medical, legal, and financial fields, three things are particularly important: trust, privacy and professionalism. Your space should communicate all three while also reflecting who you are as a business. That can be challenging, especially in a new construction project. Often, so much of the budget goes toward the actual construction that things like lighting, comfortable seating, artwork and finishing touches get pushed to the side. But those are often the elements that make a space feel complete – and memorable. Think about your waiting room. Is it comfortable? Is the lighting welcoming? Does the layout make sense? When someone walks through the door, do they immediately know where to go and whom to speak with? In a medical office, there’s another important consideration: privacy. Reception areas can become surprisingly noisy places, with phone calls, conversations between staff and patients, and people discussing personal information. Hard surfaces throughout a space allow sound to bounce around, making it difficult to maintain privacy. We recently worked with an eye doctor's office that had exactly this problem. The reception desk had a large opening, and staff were making and taking phone calls right next to patients who were waiting. We designed an acoustic treatment that acted as a divider between the staff and waiting areas. It absorbed sound, but it also became a branded design element. It was a visual reminder to everyone in the space to be mindful of their voices and what others might be able to hear. Those kinds of thoughtful details can make a tremendous difference. And good commercial design doesn't have to mean making your space flashy. Sometimes it’s as simple as a calming color palette, beautiful artwork, plants, carefully selected lighting or comfortable upholstered furniture. In a medical setting, those touches can help soften what might otherwise feel clinical and reduce anxiety for patients who are already nervous about an appointment. I’ve been in waiting rooms where everyone feels packed together, and you can hear every conversation – even what’s happening in the restroom next door. That’s not the experience you want to create. Your office should also feel like your business. Are you telling people that you’re clean and modern? Sophisticated and unique? Warm and welcoming? Or, unintentionally, are you telling them that your business is outdated? You don’t necessarily need a complete renovation to change that message. Fresh paint, updated lighting, new artwork, better seating or a few branded design elements can make a space feel current and intentional. At Big Sky Design, we’ve worked with radiology, dermatology, and dental practices, among many others. Every practice is different, but the goal is always the same: creating a space that reflects the business behind it and gives every person who walks through the door a positive first impression. Because your office is part of your brand. Make sure it’s telling the story you want people to hear. Read more at bigskydesignonline.com.
Upworthy Launching Entertainment Studio Led By Sarah Yourgrau
One of the dominant digital platforms of the early social media era has hired Sarah Yourgrau to help it develop positive, uplifting stories to new platforms.
3rd person with measles dies in Lancaster County: Pa health department
An unvaccinated Lancaster County resident who tested positive for measles has died, bringing to three the number of measles-associated deaths here and five total in the state, according to the
5th measles-associated death reported in Pennsylvania, health officials say
An unvaccinated resident of Lancaster County, Pennsylvania, who tested positive for measles has died, state health officials said.
Bloomington Police mental health program shows positive results
Early results for Bloomington Police Department’s brain health program show increased client well-being, high satisfaction, positive community reception and a meaningful reduction in barriers to accessing mental healthcare.
Young adults using AI for health questions may screen positive for anxiety and depression
Young adults who use generative artificial intelligence to ask health-related questions are more likely to screen positive for clinically significant anxiety and depression than those not using the AI tool for health issues, according to a new study led by University of Florida researcher Yusen Zhai.
Mayor O'Connell touts Nashville's business longevity record in recent speeches
He wants to shed light on the positive side of Nashville's economy at a time when high-profile hospitality businesses have closed.
Carlo Ancelotti Labels Jair Cunha a 'Positive Surprise' for Brazil
Jair Cunha has taken another leap, and was praised by Brazil boss Carlo Ancelotti after his first involvements for the senior Brazil squad.
Business Council of Douglas County announces business spotlight and lifetime achievement awards
STATELINE, Nev. – The Business Council of Douglas County honored businesses and people that have made a positive mark on Douglas County with the Business Spotlight Awards and the Lifetime Achievement Awards at its 34th...
U.S. Small Business Employment Rate Remains Steady in September
Positive weekly earnings and hours worked growth trends continueROCHESTER, N.Y., Sept. 29, 2026 (GLOBE NEWSWIRE) -- According to the Paychex Small Business Employment Watch, which reports on employment levels in U.S. small businesses with fewer than 50 employees, the pace of job growth increased 0.02 percentage points to 99.15 in September. The jobs index remained broadly in line with the 2026 year-to-date average of 99.19. Hourly earnings growth remained below three percent in September (2.78%)
Person test positive for tuberculosis in Rowan-Salisbury School System, health officials say
Not known if person was student or member of staff
Aaron Boone provides somewhat exciting Aaron Judge news for Yankees
This could be viewed as a positive update for the Yankees.
Finnish consumer confidence weakens as business morale drops
Consumers in Finland remained more pessimistic in September, survey figures from Statistics Finland showed on Monday. Separate data from the Confederation of Finnish Industries revealed that industrial sentiment stayed less positive.
Turning to AI for health answers may signal anxiety, depression among young adults
Young adults who use generative artificial intelligence to ask health-related questions are more likely to screen positive for clinically significant anxiety and depression than those who do not use AI ...
WELL Health Subsidiary WELLSTAR Announces Conditional Approval for TSXV Listing and Files Filing Statement
WELLSTAR has received conditional approval from the TSX Venture Exchange as a Tier 1 issuer, subject to satisfaction of the TSXV's customary listing conditions, and is expected to commence trading on or around October 1, 2026, under the ticker symbol "WSTR".Vancouver, British Columbia--(Newsfile Corp. - September 28, 2026) - WELL Health Technologies Corp. (TSX: WELL) (OTCQX: WHTCF) ("WELL"), a digital health company focused on positively impacting health outcomes by leveraging technology to...
Brewers Receive Positive Update on Ortiz's Potential Injury
MRI results reveal that battered Milwaukee Brewers' infielder Joey Ortiz is battling multiple ailments.
Why the iPhone Duo could be beneficial for Samsung's Galaxy Z Fold 8
Even if you aren't interested in foldable phones, the iPhone Duo's introduction could have positive effects on the smartphone market overall.
The iPhone 18 Pro Max Has One Downside Almost Nobody Is Talking About
Reviews of the iPhone 18 Pro Max have been largely positive, but there is one major flaw with the device that is largely being ignored.
Osvaldo’s family shares positive health update after emergency surgery
Daniel Osvaldo’s family say the ex-Roma, Juventus and Italy striker is ‘doing well and is alert’ after emergency surgery on Friday.Osvaldo’s family have provided a reassuring health update aft...
Nearly 333 pounds of Buckhead tuna recalled across 5 states over elevated scombrotoxin levels
Buckhead tuna sold across five states tested positive for elevated scombrotoxin levels, triggering an FDA Class II recall of nearly 333 pounds.
Commentary: Arkansas football takes care of business to bushwhack upstart Tulsa
The positives coach Ryan Silverfield said Arkansas would build on following last week's home loss to Georgia are magnified as the Razorbacks out-gained their visitors by 200 yards in the rout.
Southside volleyball player Kate Schmidt emphasizes kindness, a positive approach
Even with the stress of a pressure-packed volleyball match, Southside’s Kate Schmidt works on maintaining composure and discipline. And above everything else, she seeks to be the embodiment of the...
Control Resonant becomes Remedy's top Steam launch, and even pirates are telling people to buy it
The game hit first place on the Steam bestseller chart with an 88 percent positive review score right out of the gate at its launch.
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Pitt County Public Health confirms rabies in raccoon found in Greenville
Pitt County Public Health has confirmed a raccoon found in Greenville tested positive for rabies, according to the Pitt County officials.Greenville Animal Servi
Bluehost study: Most small businesses adopt AI but struggle with confidence in tools
Business owners who report high confidence in navigating AI tools are nearly three times as likely to see a positive boost in overall revenue, according to Bluehost.
Taming the Duck, for starters
David Malan says CS50’s AI tutor is a net positive — and getting better
Jayden Daniels injury update as Commanders announce positive news
Jayden Daniels and the Commanders got some good news about the quarterback's elbow injury. Here's the latest.
Tuscarawas County Health Department confirms West Nile virus
The Tuscarawas County Health Department (TCHD) warns the community on Thursday of a horse that tested positive for West Nile virus (WNV) in the Mineral City area.
Opinion: Social media & local politics: The death of citizen discourse?
Acrimonious social-media pile-ons can do much more than cause hurt feelings. On a personal level, at their worst, they result in court cases alleging slander and defamation. They contribute little of a positive nature to public discourse. Even more significantly, something larger is at play that threatens our very system of government and citizen involvement
'On the verge of something' - fans on season so far
Transfer window was obviously a car crash but really positive signs from Hayden Hackney and Tyler Dibling in particular means we are feeling positive. Most Evertonians are waiting for that to turn somehow, but if we can keep Jarrad Branthwaite fit especially, I think we have good times ahead. Standout moment so far was that debut goal for Ainsley Maitland-Niles!
7 South Bronx cooling towers test positive for live Legionella bacteria
Two people have died in connection with the cluster, according to the DOH.
Poll: Voters grow more concerned about capitalism, but they’re still wary of socialism and the DSA
More young voters have positive views of socialism than of capitalism for the first time in NBC News polling.
Ireland XI vs Kosovo – Predicted lineup and team news
The Republic of Ireland will take on Kosovo in their first UEFA Nations League B fixture on Thursday, travelling away as they aim to begin their latest campaign with a positive result.Ireland arrive i...
Kosova vs Ireland – Match preview and team news
Ireland is set to face Kosovo in their opening UEFA Nations League B match on Thursday, away from home as they look to start their new campaign on a positive note.Kosova vs Ireland – Match preview ...
Nutex Health (NUTX) Could Be 29% Undervalued As Nasdaq Texas Listing Nears
Nutex Health (NUTX) just secured approval to dual-list its common stock on Nasdaq Texas, with trading expected to begin around September 23, 2026. This move may broaden liquidity and investor access. Recent trading has been choppy for Nutex Health, with the share price slipping 3.33% over the last day and 5.81% across the past week, even after a 30 day share price return of 7.32% and a 90 day gain of 21.31%, which leaves momentum still positive overall. Look beyond Nutex Health and review how...
Giants' John Harbaugh shares surprisingly good Jaxson Dart injury news
Even though Jaxson Dart is out for the season, New York Giants head coach John Harbaugh has shared some positive news about Dart's future, and we're not even talking next season.
N.C. State QB CJ Bailey takes positive approach after costly Vanderbilt fumble
The third-year starter says the team has showed him support to help him move forward for Saturday's visit from Appalachian State.
Columbia, Maryland ranks as No. 1 city for women due to good job, health outcomes
Columbia, Maryland has been ranked the No. 1 city in the nation for women due to its favorable conditions for good job prospects and positive health outcomes, according to a new survey released by the financial website WalletHub.
Bat tests positive for rabies in Albany; health officials urge residents to avoid contact
Bat tests positive for rabies in AlbanyALBANY, Ore. — A bat found in the Albany area on September 22 has tested positive for rabies.Health officials are remindi
Hayden Panettiere death investigation reveals drugs found with star: Report
Blue pressed pills that tested positive for fentanyl were discovered near Hayden Panettiere following her fatal overdose, according to a newly released investigative report.
Health officials report positive measles case in Adams County
The Indiana Department of Health’s website shows a positive case of measles has been reported in Adams County.
I On Politics
TYPE O BLOOD URGENTLY NEEDED: New York Blood Center (NYBC) and New Jersey Blood Services (NJBS) are urgently calling on New Yorkers and New Jerseyans with O-positive and O-negative blood to donate as soon as possible as the region’s supply of Type O blood has fallen to critically low levels. After an especially challenging
Pocognoli has 'positive nervousness' for Scotland debut
Scotland head coach Sebastien Pocognoli admits to feeling a "positive nervousness" before his first game in charge of the country, a Nations League tie against Slovenia in Ljubljana on Saturday.
School Telehealth Program Expanding to Serve Student Mental Health Needs
United Healthcare and Cone Health partnered with Guilford and Rockingham County Schools to bring needed care into the schools. After positive results, they’re expanding.
Steelers get positive injury update on Rico Dowdle
Steelers get positive update on Rico Dowdle.
Glenn Martens exits Diesel with moans, headbanging and barely-there looks
Glenn Martens has wrapped up his time as Diesel's creative director with a racy, body-positive collection at Milan Fashion Week | WBBM Newsradio 780 AM & 105.9 FM
Glenn Martens exits Diesel with moans, headbanging and barely-there looks
Glenn Martens has wrapped up his time as Diesel's creative director with a racy, body-positive collection at Milan Fashion Week | Talk 1370
2 wild animals in Harford County test positive for rabies, health officials warn
Two wild animals in Harford County recently tested positive for rabies, the Harford County Health Department announced.
Why HIV stigma still shapes health outcomes
Jerrell Hardnett remembers the moment his mother, Stephanie, an HIV nurse, learned he was HIV‑positive. He says she was driving on the highway when “she started crying and praying because […]
Barcelona handed positive injury news
La Liga champions Barcelona have this week been afforded some welcome positive news on the personnel front. This comes amid confirmation that Frenkie de Jong is finally taking positive steps forward i...
Brent Venables shares positive injury update on DT David Stone
Oklahoma Sooners star defensive tackle David Stone suffered a knee injury at practive, but Brent Venables shared a positve update.
Durable Business Strengths Underpin Vontier Corp’s (VNT) Long-Term Growth Outlook
The London Company, an investment management company, released its second-quarter 2026 investor letter for its “Small Cap Strategy.” U.S. equities rebounded in the quarter, driven by AI infrastructure spending and positive earnings. The letter can be downloaded here. Despite this optimism, rate outlook uncertainty persisted. Technology, previously weak, surged to lead the market, especially in semiconductors, […]
'A really positive start for Barry'
Thierno Barry has been the surprise hit of Everton's season so far, with the 23-year-old striker the match-winner against Ipswich to take his tally to five goals this season. It is a marked improvement in scoring ratio from his eight goals in 41 games last season - and BBC Sport Merseyside commenter Chris Coughlin believes Barry is becoming a favourite with fans. It is Everton heritage and an honour to wear the number nine.
Global benchmarks mostly rise after Wall Street's rally
Global shares are mostly higher, as the market mood turned positive from the overnight rally on Wall Street. Benchmarks are trading higher in early Tuesday trading in France, Germany and
Pens Points: Preseason Positives
Back on PPG Paints Arena ice for the first time since April, the Pittsburgh Penguins opened their preseason slate with a 4-1 victory over the Buffalo Sabres. Sergei Murashov got the nod in goal and pitched a shutout, stopping 13 shots, in his 30 minutes of action before Joel Blomqvist took over. Connor Dewar, Bryan […]
Bats test positive for rabies in North Platte, health officials urge caution
A bat collected in North Platte has tested positive for rabies, local public health officials announced.
Bat found in downtown Minneapolis tests positive for rabies
The bat was found on Sept. 15, on the sidewalk along Hennepin Avenue between Washington Avenue and Third Street, not far from the Minneapolis Central Library.
The colorectal cancer screening number health plans have never been scored on
Follow-up colonoscopy rates after a positive stool-based test range from 24-75%, according to NCQA. Same test, same result, very different odds that the
Bobcat with rabies confirmed in Marion County, health officials urge caution
The Florida Department of Health in Marion County is monitoring rabies activity after a bobcat tested positive for the virus.
Study links negative political news to more anxiety and less engagement at work
A Texas A&M University study found that consuming negative political media leads to increased employee anxiety and lower engagement in the short term, while positive political content fosters …
The Weekend Review: Unbeaten starts continue!
Both Leeds United’s senior sides continued impressive starts to the new campaign with positive results on Sunday afternoon.For Daniel Farke’s men, a goalless draw with Crystal Palace extends the W...
Iraola makes best league start since Fagan
With nine points from a possible 15 in the Premier League and wins at Anfield in the Champions League and Carabao Cup, Iraola has had a largely positive start to life at Liverpool. The 44-year-old is the first manager to remain unbeaten in his first five league games in charge of the Reds - winning two and drawing three - since Joe Fagan in September 1983.
Juventus show great form with a confident win against Atalanta
Juventus earned a superb 2-0 win against Atalanta as they built on their 5-0 win against NEC in the Europa League to maintain the positive feeling around the club.The men at the Allianz Stadium have b...
Carrot Top's Rep Shares Health Update 2 Days After Medical Emergency
Carrot Top's representative is sharing a positive health update 2 days after his reported suicide attempt.
Carrot Top's Rep Shares Health Update 2 Days After Medical Emergency
Carrot Top's representative is sharing a positive health update 2 days after his reported suicide attempt.
Carrot Top's Rep Shares Health Update 2 Days After Medical Emergency
Carrot Top's representative is sharing a positive health update 2 days after his reported suicide attempt.
Road Sweep Comes with Bright Spot For A's Future
Jack Perkins provided an on-the-field positive for the franchise, while another losing season has provided them the odds to land the No. 1 pick in next year's draft.
Positives and negatives from USC’s 42-35 victory over Rutgers
What went well for the Trojans in their victory over Rutgers Saturday, and what could have been better?
The Data Behind Everton vs Ipswich: Positives To Take
Everton secured 1-0 victory over Ipswich Town in the Premier League on Saturday, remaining unbeaten heading into the international break.
Tencent Music Entertainment Group (NYSE:TME) As Its Fans Economy Story Keeps The Undervalued Case Alive
Tencent Music Entertainment Group (TME) has drawn investor attention after recent share performance, with the stock down over the past month and past 3 months. This has prompted fresh questions around what is currently priced into the business. Set against that short term weakness, Tencent Music Entertainment Group’s share price is down sharply year to date and over the past year, while the 3 year and 5 year total shareholder returns remain positive. This suggests recent momentum has faded as...
TCU Gets Positive, Negative Injury Updates Before Arkansas State
TCU is set to face off with Arkansas State on Saturday night and the Horned Frogs are ready to welcome back one of their biggest threats. Meanwhile, an offensive powerhouse will wait at least another week to suit up for the team.
Official: Real Madrid name squad to face Atlético
The squad of players called upon by Real Madrid for their upcoming showdown with city rivals Atlético has been unveiled online. And it features, in positive news for Los Blancos, minimal absentees.T...
Crossville Business Named Property of The Year - UCBJ
Grinder House Coffee Shop Named 2026 Tourism Property of the Year (UCBJ) - Grinder House Coffee Shop (GHC) in Crossville was named the 2026 Tourism Property of the Year in the Small category during the Tennessee Hospitality & Tourism Association’s Stars of the Industry Awards. The honor recognizes businesses for excellence in customer service, visitor experience and positive contributions to…
The ‘Control Resonant’ Metacritic Review Score Has Finalized With GOTY Potential
'Control Resonant' has settled with a Metacritic review score that is very positive. What are the chances it lands a GOTY nomination?
Bar Harbor Parents Again Raise Concerns About How Some Science Education In Sixth Grade.
The Bar Harbor Story is generously sponsored by Restaurant Barn. BAR HARBOR—Parents again raised concerns this week about how Bar Harbor students receive science instruction after fifth grade, months after the same issue came before the Bar Harbor School Board. The concern centers on a past scheduling change at Conners Emerson School that gives fifth graders a full year of science rather than switching between science and social studies at midyear. Principal Dr. Heather Weir Webster told the board that the school has been monitoring test scores, teacher feedback, and the experience of students as it considers whether the current approach is working. If it is not, the approach may be changed, but that would not likely occur this school year. In fifth and sixth grade, the school used to have one semester of social studies and one of science in each year. That schedule shifted because switching at midyear often broke up the learning units. So, approximately two-three years ago, they decided to shift that a bit. Science became a dedicated focus in fifth grade. Social studies was the dedicated focus in sixth grade. The school staff members are hoping to dive deeply into the data and see if the students are having a more quality experience throughout their time in those grades when it comes to science and social studies. If not, things could shift again. This year, Dr. Webster said at the September meeting, potential changes to curricula have been a bit complicated by moving into the school’s new building in late October and early November. “There have been no changes this year because it’s hard enough to handle the move. That allows them to have consistency,” Dr. Webster said. Dr. Webster said that after the Covid pandemic which prevented students from attending school in person, many fifth graders were struggling. “We tried several different configurations,” she said, including a co-teaching model to help with that struggle, but to also see how to best schedule and support those students. “We found that a January switch” where classes switched from social studies to science was really difficult. Part of the decision making stemmed from science being more hands-on and accessible to fifth graders. Social studies was a bit more abstract content, which was why the school tried the current configuration. In a letter submitted as public comment, parent Beth Dumont wrote, “In May 2026, I wrote to express my concern that our middle school students are not receiving consistent instruction in science and social studies. I appreciate that the Board took this concern seriously and requested a presentation from Principal Webster. I am also grateful for the opportunity to meet with Principal Webster and Julie Keblinsky in July to learn more about the current curriculum and scheduling. “During that meeting, I learned that the current model is intended to integrate science and social studies into other subjects during the years or semesters when they are not offered as standalone courses. “While I appreciate the intent behind this model, I remain concerned about its premise. Science and social studies are core academic disciplines that provide students with essential knowledge, skills, and ways of thinking. Yet under the current schedule, students are not guaranteed consistent instructional time in these subjects. Instead, exposure to content in these disciplines may depend on whether opportunities for integration arise within other classes. “To be clear, I strongly support interdisciplinary learning. Integrating science and social studies across the curriculum can enrich students’ educational experiences and help them make meaningful connections across subject areas. My concern is not with integration itself, but with relying on integration as a substitute for dedicated instruction in core disciplines.” Dr. Webster said that they’ve been monitoring test scores, talking to teachers, seeing how the pilot program works. It’s in its third year now of this schedule. One science teacher, she said, told her he’d seen positive outcomes with full year science and that there was a stronger classroom community. Another science teacher had concerns over the readiness last year, but she isn’t feeling that way about this year’s current class. A third teacher for social studies said he loves the full year. A fourth teacher of social studies hasn’t said that anything has changed. For the three fathers who spoke at the school committee meeting, the fractured science curriculum caused concerns. One father said that when he spoke to others, “all were surprised and confused as to why there was no dedicated, continuous science education,” at the school. Though students are testing well in science and math, he worried that without continuity in education, learning is lost. “We shouldn’t have to choose between key learning disciplines,” he said. Matthew Bergin, another father, agreed, adding, “I’m just a little concerned.” In her letter, Dumont wrote, “As the parent of a recent sixth grader who completed an entire year without a dedicated science course, I saw very little evidence that this integration was occurring in a consistent, systematic, or readily identifiable way. This is not a criticism of our middle school teachers, who have been uniformly excellent. Rather, it is a structural criticism of the current schedule.” Dr. Webster gave an update about all aspects of the schedule and how it’s created and she also spoke to social and emotional learning (SEL) in middle school. It’s explicitly taught but also embedded. Science is embedded as well and explicitly taught at all but that one grade. The school schedule is built from lunch out, then electives like art and physical education are placed, before going into the instruction time, teacher planning time, multi-tier support systems (MTSS), and then social and emotional learning. Teachers have to have 250 minutes a week of planning time per their contracts. That’s the minimum and occurs when their students are at specials. “The schedule is really not the purview of the board,” School Board Chair Marie Yarborough reminded the other board members and the public and thanked Dr. Webster for the presentation. The parents were also thanked for coming. LINK TO LEARN MORE [ ](https://barharborstory.substack.com/p/despite-strong-rankings-some-bar) [ Despite Strong Rankings, Some Bar Harbor Parents Raise Concerns About School's Science Education ](https://barharborstory.substack.com/p/despite-strong-rankings-some-bar) Carrie Jones · Jun 4 [ Read full story ](https://barharborstory.substack.com/p/despite-strong-rankings-some-bar) HELP SUPPORT THE BAR HARBOR STORY When we started The Bar Harbor Story, we didn’t know if anyone would read it. But you showed up. You shared. You sent tips. Now—over 400,000 views every month later—it’s clear: people here care about their community and each other. We’ve kept everything free because news should never be out of reach, but every one of our stories takes time to write, and your support keeps The Bar Harbor Story going. If you value our work, please consider a paid subscription, a founding membership, or a sponsorship. It truly helps us cover one more meeting, tell one more story, shine one more light. Even $5 a month makes a difference. Click here to become a one-time supporter now. Thank you so much for being here. Founding member information can be found here. Have questions about sponsorships? Just send Shaun an email at sfarrar86@gmail.com, he’d love to hear from you. Subscribe Share Bar Harbor Story Share Leave a comment
Trade pickup Jaylen Reed showing positive strides since Patriots arrival
Acquired in the Kayshon Boutte trade, the safety was used exclusively on special teams in his Patriots debut.
Franciscan Health offering Produce Prescription Program
MICHIGAN CITY, Ind. – Franciscan Health is again teaming up with the Indy Hunger Network to support healthier lifestyles by expanding access to nutritious food and providing chronic disease management education through the free Produce Prescription Program. The free program provides monthly prescriptions of fresh fruits and vegetables along with guidance and support to improve overall health and well-being. Attendees are not required to be Franciscan Health patients. To be eligible for the program, participants must have pre-existing chronic conditions such as diabetes, heart disease or cancer; screen positive for moderate to high food insecurity and complete a six-week Cooking
Everton v Ipswich: Key stats and talking points
Everton aim to continue their unbeaten start against an Ipswich side bidding for back-to-back away wins. BBC Sport examines some of the key themes going into their meeting at Hill Dickinson Stadium on Saturday. The win over Wolves in the Carabao Cup on Wednesday provided the dual positives of extending Everton's unbeaten start to the season and allowing fringe players to come to the fore.
Congress session highlights value of youth engagement in health
The European Respiratory Society Congress featured a special session on Wednesday 9 September, that put youth engagement in the spotlight. On the final day of the Congress, passionate youth advocates took to the stage, alongside researchers and healthcare professionals, to deliver a key message that young voices can drive positive change in healthcare.
'Let's get this stadium into the 21st Century'
Sharon: This sounds a very positive thing that will bring Forest forward with them now still being in the Premier League. Can't wait to see what it's going to turn out like - bring on the future for Nottingham Forest! Roger: After the old Main Stand is replaced, Forest should focus on rebuilding the present Bridgford Stand - now renamed in memory of John Robertson.
Hawai‘i’s Quality of Life
Business leaders and the general public say the overall quality of life for Hawai‘i’s people has declined, but they remain far more positive about their own lives
Guardant Health (GH) Lands First FDA Cleared Breast Cancer Liquid Biopsy Role
Guardant Health (NasdaqGS:GH) received FDA approval for its Guardant360 CDx liquid biopsy as a companion diagnostic in advanced HR-positive, HER2-negative breast cancer. The decision makes Guardant360 CDx the first FDA approved liquid biopsy companion diagnostic for longitudinal ctDNA testing in breast cancer care. The approval is supported by clinical trial data where early detection of ESR1 mutations using Guardant360 CDx informed treatment changes for patients. The Guardant360 CDx breast...
Mets have positive update on Jared Young after ‘scary collision’
Jared Young was taken off the field on a stretcher after he was kneed in the head by a teammate.
Broncos Get Positive Injury Update on 12-TD Running Back
Denver Broncos get positive injury update on 12-touchdown running back before Week 2. The post Broncos Get Positive Injury Update on 12-TD Running Back appeared first on HEAVY.
Control Resonant review leaks before release date, praising performance and combat
One site broke Remedy Entertainment's review embargo ahead of the Control Resonant release date. The article gives a positive evaluation of the revamped melee combat. Performance in the open-world-like maps also impressed, but the storytelling may not enthrall players.