SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " longest " 244 found 🔀 AI-powered Shuffle
I always seem to pick the longest airport line. Science finally proved there's a reason
A study may change the way you pick a line before your next flight
In Israel, a strong challenger for political change
Israel’s longest-serving prime minister, Benjamin Netanyahu, is facing a major political test this fall. After three years of war and growing public frustration, a former military chief is emerging as an unlikely challenger, offering voters a different vision for the country’s leadership. We look at how an outsider with deep security credentials is tapping into a desire for change — and what his rise could mean for Netanyahu’s political future.
Pitcher Shane Drohan talks Brewers in midst of longest homestand
Our Dennis Krause sat down one on one with Drohan.
Red Sox beats Orioles 6-5 to end Baltimore's 7-game streak
Caleb Durbin hit a tiebreaking homer over the Green Monster with two outs in the eighth inning, and the Boston Red Sox extended the second-longest winning streak in club history to 14 games, beating Baltimore 6-5 to snap the Orioles' season-best win streak at seven.
Red Sox post 11th straight win, longest streak in a decade, move into AL wild-card spot
Mission Health honors longest-serving employee nearing 60 years of service
Nearly 60 years after she first walked through the doors of Saint Joseph’s Hospital as a volunteer, Rose Seleska is being recognized by Mission Health as its lo
Ex-General Who Lost Son in Gaza War Emerges as Netanyahu’s Main Rival
Gadi Eisenkot, a former head of Israel’s armed forces, has emerged as the main challenger to Benjamin Netanyahu in upcoming elections that could end the premiership of the country’s longest-serving leader.
Power of 7: Could an ancient political feud explain Qumran sect’s faulty 364-day calendar?
New theory offers a solution to one of the Dead Sea Scrolls' longest-running puzzles, arguing the out-of-sync calendar was used for ideological reasons -- until it felt safe to abandon it
McConnell provides health update after long unexplained absence; says he suffered fall
McConnell is the longest-serving party leader in Senate history.
Australian scientist ignites war over the world's longest lives
The Blue Zones grew into a global wellness brand aided by stories of legendary old age. But a bitter feud over the science has shaken their foundations.
AACSB extends accreditation for La Salle University's School of Business
As the longest-serving global accrediting body for business schools, the Association to Advance Collegiate Schools of Business (AACSB) accreditation is an achievement held by only 6 percent of institutions offering business degrees worldwide.
UK weather latest: Temperatures above 30C expected again as heatwave continues
Amber and yellow heat health alerts are in place across England, as the UK experiences what could be one of the longest heatwaves since 1976.
Is This Broncos' WR Courtland Sutton's Last Season In Denver?
The Denver Broncos have a healthy competition for the No. 1 wide receiver spot, but it could come with parting ways with the longest tenured on the team.
New Horizons awakens after longest hibernation, resumes science mission 9.5 billion km from Earth
NASA announced on July 7, 2026, that its New Horizons spacecraft has resumed active operations after completing its longest hibernation period to date. The spacecraft emerged from a 321-day…
NASA's New Horizons spacecraft wakes from its longest hibernation in good health
Following its longest hibernation period ever of nearly a year, NASA's New Horizons spacecraft has emerged in good health and is ready to begin transmitting science data gathered in the distant Kuiper ...
Wimbledon: Novak Djokovic wins grueling 5-set thriller over Felix Auger-Aliassime, setting up semifinal with reigning champion Jannik Sinner
The five-set thriller took more than five hours to complete as the longest quarterfinal match in Wimbledon history.
NASA’s New Horizons Spacecraft Wakes from Hibernation in Good Health
Following its longest hibernation period ever of nearly a year, NASA’s New Horizons spacecraft has emerged in good health and is ready to begin transmitting
NASA’s New Horizons Spacecraft Wakes from Hibernation in Good Health
Following its longest hibernation period ever of nearly a year, NASA’s New Horizons spacecraft has emerged in good health and is ready to begin transmitting
Ukrainian drones flew all the way to Siberia to hit key oil refinery
The strike on Omsk, about 1,700 miles away, is Ukraine's longest-range attack on Russia since the war began.
What is Mitch McConnell’s health status?
McConnell, the longest-serving senator in Kentucky history, was admitted to the hospital June 14, and little has been said about why.
Summer McIntosh breaks longstanding 200-meter butterfly world record at Canadian trials
Summer McIntosh broke the longest-standing individual world record in women's swimming on Sunday night in Montreal.
California Zephyr: Best and worst parts of the 53-hour Amtrak train
I took the 53-hour California Zephyr, Amtrak's longest train, from Chicago to California. The views and bedroom booking were some of the best parts.
See the world's 10 longest airline routes, Singapore, Qantas
Demand for ultra-long-haul flights has surged, and many of the cabins are loaded with premium perks. These are the world's farthest routes.
New Jersey Business Magazine Celebrates America's 250th Birthday, NJ's Contributions
This special July edition of New Jersey Business Magazine celebrates America’s 250th birthday with an array of feature stories highlighting the state’s top industries. The magazine, which is powered by NJBIA and is the Garden State’s longest standing business publication dating back to 1954, explores the historical significance of these industries and how they complement the nation’s semiquincentennial birthday. “We approached this issue as[...]
Phil Weiser defeats Michael Bennet in Colorado’s Democratic gubernatorial primary
Attorney General Phil Weiser took an early lead over three-term U.S. Sen. Michael Bennet in Colorado’s Democratic gubernatorial primary and held onto it, defeating the state’s longest-serving senator in more than 50 years to win a nomination that’s likely to land him in the governor’s office. Weiser led Bennet 55% to 45% just before 8 […]
Lloyd Kaufman on How Iconic Troma Entertainment 'Birthed' the MCU
Lloyd Kaufman on running the world's longest-running indie studio, MCU influence, 'Crime and Punishment' adaptation 'The Power of Positive Murder'
‘Long-term Thinking Is Key To Ensuring Cultural Relevance’: Q’s With Gadget Entertainment Group’s Stefan Wyss
Gadget is one of Switzerland’s longest-standing promoters, having celebrated its 30th anniversary in 2024. In 2020, after already collaborating successfully
Paddling duo take on 1,000-mile wilderness kayak race
Oliver Smee and Ben Watkins are set to become the youngest pair to take on kayaking's longest race.
Prime Day 2026: Best Early Apple Device and Accessory Deals Now Live
Amazon is soon to be back with its annual summertime Prime Day event, lasting for four days from June 23-26, one of the longest Prime Day events yet. As it does every year, Prime Day offers shoppers a huge selection of deals across Amazon's storefront, and there are already many deals you can get on sale ahead of the event. Note: MacRumors is an affiliate partner with Amazon. When you click a link and make a purchase, we may receive a small payment, which helps us keep the site running.
Sleep and light: the science behind Qantas' bet on 20-hour flights
Qantas Airways is betting that science can make the world's longest flights feel less punishing - unveiling plans for a "wellness zone," extra legroom, specially timed meals and animated lighting on its non-stop Sydney-London services due to launch next October.
Granville’s longest-serving mayor serves with passion – not for politics or pay - The Reporting Project
Everyone in town knows the lanky woman with dark hair and dark-rimmed glasses, and that means her path of about 75 feet between Granville Village Hall and Village Coffee shop […]
How Solvers Keep Their Longest Wordle and Crossword Streaks
Meet the players who persist through childbirth or intense athletic feats to ensure they solve Wordle and other puzzles every day.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Northern Highland Fishery Research Area Celebrates 80 Years Of Internationally Recognized Fisheries Science
On June 20, 2026, the Wisconsin Department of Natural Resources (DNR) celebrates the 80th anniversary of the Northern Highland Fishery Research Area (NHFRA), one of the longest-running fisheries research projects in the world.
Is Jared Polis turning into Dick Lamm?
By Jon Caldara Dick Lamm was Colorado’s longest-serving governor, at 12 years in office (a close second goes to Roy Romer). And during those three terms, he slowly drifted to the right. Not because he became a Republican or even a conservative. He never did. He simply spent enough time governing to become less impressed […]
Summer Game Fest 2026 live report - all the news and announcements from Geoff Keighley's E3 but not E3 showcase
The big one, in every sense of the word. It's the main showcase of the summer gaming festivities and the longest one. We're covering it live.
Sporticast: Stephen Curry Takes His Longest-Distance Shot Yet
On the 558th Sporticast episode, hosts Scott Soshnick and Eben Novy-Williams discuss some of the biggest sports business stories of the week, including a blockbuster sneaker deal. Golden State Warriors star Stephen Curry announced a 10-year agreement with Chinese brand Li-Ning earlier this week. Curry was a sneaker free agent for less than a year, …
Dodgers find their offense, then hold on to beat Diamondbacks
Bullpen, tasked with longest outing in 2 weeks, allowed 11 to reach base, but had just enough cushion to hold the lead
Things to know before booking an overnight Amtrak train ride
I spent 60 hours on Amtrak trains between NYC and Miami, 15 on one from Denver to Salt Lake City, and 53 hours on the longest train ride in the US.
Nebraska triumphs over Arkansas on 10th-inning walk-off at WCWS
Ava Kuszak belted the game-winning home run to lift Nebraska over Arkansas on Thursday night in the opening round of the Women's College World Series as the Cornhuskers extended the nation's longest active winning streak to 27 victories.
'Representation matters': Majority of Florida's DNC members slam Debbie Wasserman Schultz's CD 20 run
Under Gov. DeSantis' new map, Florida's longest-serving Democratic Congresswoman is running in a Black plurality district.
Mother of 5 and political newcomer flips a Gwinnett school board seat
A stay-at-home mom with no political background just unseated one of the longest-serving members of the Gwinnett County school board.
From Funnel To Forever: Why Business Schools Must Stop Managing Pipelines & Start Building Communities
The institutions winning the next decade won't be the ones with the biggest applicant pools or the longest alumni rosters.
15 business lessons from companies built to last
From Patagonia to Berkshire Hathaway, the companies that have lasted longest tend to share a handful of habits that short-term thinkers consistently overlook
Sunday Patriots Notes: Mike Vrabel stays consistent in tumultuous offseason
Notes and thoughts about the Patriots’ head coach, their new longest-tenured employee, and more.
Leeds 1-0 Brighton: What Farke and Calvert-Lewin said
Leeds United extended their Premier League unbeaten streak to eight games (W4 D4), which is their longest run in the competition since November 2001 (13). Daniel Farke's side have won three consecutive Premier League home games for the first time since August 2001 (5 in a row).
Disillusioned with F1, Max Verstappen is about to start his longest motor race yet
Max Verstappen has expanded his interest in competing outside F1 in recent years. Now he's taking on his first 24-hour sports car race
Benjamin Netanyahu’s rivals unite to take him down
An unlikely alliance has formed in the hopes of crowding out Israel's longest-serving prime minister
Cubs beat Reds 8-3 for 9th straight win
Michael Conforto went 3 for 3 with a homer and two RBIs, Shota Imanaga pitched six innings of one-run ball and the Chicago Cubs extended their winning streak to nine games with an 8-3 win over the Cincinnati Reds on Thursday. The Cubs completed a four-game sweep of the Reds and won their 15th straight game at Wrigley Field for their longest home winning streak since 1935. Reds starter Rhett Lowder left the game in the inning with what the team said was right shoulder tightness.
Black community speaks out against potential Debbie Wasserman Schultz candidacy in CD 20
Will Florida's longest-serving Democrat run for a historically Black seat?
NWA Business Journal seeks nominations for awards programs - Talk Business & Politics
The Northwest Arkansas Business Journal is accepting nominations for multiple awards recognition programs, including its longest-running awards program, Forty Under 40. Selection to the recognition programs is based on nominees’...
Bournemouth 3-0 Crystal Palace: What Iraola and Tavernier said
Bournemouth have extended their Premier League unbeaten run to 15 games (W7 D8), the longest active streak of any side in the division, and the Cherries' longest ever in the top flight of English football. In Junior Kroupi and Rayan, Bournemouth are the first side ever to have two teenagers score a goal in back-to-back Premier League games.
Bournemouth v Crystal Palace: Key stats and talking points
Bournemouth and Crystal Palace, two teams with Europe on their minds, meet at Vitality Stadium on Sunday. The Andoni Iraola farewell party continues with the Cherries seeking to go unbeaten for a 15th consecutive Premier League match, the longest current such run in the top flight. Only two teams have had a 14-plus game unbeaten run within a season and finished outside the top six: that was Wimbledon in 1996-97 and Chelsea – who have been linked with a move for Iraola - in 2015-16.
Iran's unprecedented internet shutdown is crushing businesses
Iran’s 90 million people have been cut off from the global internet for most of 2026, one of the world’s longest and strictest national shutdowns.
House approves bill to fund Homeland Security and end the record shutdown
After weeks of delay, the House voted Thursday to fund much of the Department of Homeland Security, but not its immigration enforcement operations, and sent the bipartisan package to President Donald Trump to sign, ending the longest agency shutdown in history.
Republicans launch a new effort to fund the Department of Homeland Security
WASHINGTON (AP) — The Senate voted on Tuesday to launch a new effort to reopen the Department of Homeland Security and end the longest partial government shutdown in history. The 52-46 vote was the first step in a budget process that Republicans hope will unlock the funding for Immigration and Customs Enforcement and Border Patrol. […]
Bothell High School jazz band preps for Essentially Ellington competition
Bothell High School, an Essentially Ellington finalist for the fifth straight year, owns the longest current streak in Washington state.
Cubs hand Mets their 11th straight loss by rallying for a 2-1 win in 10 innings
It’s the longest losing streak for the Mets since 2004.
'Atmosphere inside Stamford Bridge growing quieter with each game'
There were chants of "we want our Chelsea back" during a protest march before kick-off - then the chorus spread to the stands during the second half of the defeat by Manchester United. The frustration from supporters is understandable, given Chelsea have now lost their past four Premier League games without scoring - their joint-longest run since November 1912. Chelsea head coach Liam Rosenior admitted his side face a "mountain to climb" in their pursuit of Champions League qualification, after the latest 1-0 loss to United left them four points off the top five, having played a game more.
Latest News | Owner of Fayetteville’s longest-standing Black-owned business honored by community
Seattle Reign Goalkeeper Evan O’Steen signs extension through 2030
Today, the Seattle Reign announced that goalkeeper Evan O’Steen has signed a contract extension through 2030. She becomes the longest contracted player on the roster. O’Steen previously became the youngest goalkeeper signing in club history at just 17 years old. “Securing Evan O’Steen through 2030 is an important step in building long-term stability within our […]
The Unlikely Team That Ended One of the Longest Playoff Droughts in Sports
Despite starting the season at the bottom of the NHL standings, the reinvigorated Buffalo Sabres are heading to the Stanley Cup Playoffs for the first time since 2011.
Dodgers’ Ohtani Chasing More Records With On-Base Streak
Los Angeles Dodgers superstar Shohei Ohtani extended his on-base streak to 46 games Sunday, and grew ever-closer to even more records. Ohtani broke the record for the longest on-base streak by a Japanese-born player in Friday’s game against the Texas…
Masters 2026: Odds for every winner since 1985
The longest odds of any Masters winner since 1985 are 150-1, with Trevor Immelman in 2008 and Larry Mize in 1987 pulling off the feat.
This accessory lets you play Switch 2 games on your iPad or iMac display at 4K resolution
Apple has included excellent display panels on iMacs for years, but for the longest time, there hasn’t really been a...
Entertainment: Don’t Miss The ‘Longest Continuously Running Beer Festival in the United States’
Plus: Doggy Day at Deer District and Spoof Fest in Bay View.
This Is The Longest I Haven’t Played ‘Destiny 2’ Since Curse Of Osiris
Destiny 2 is not just in a content drought, it is in a content graveyard, and I have not played in months as a result.
These countries have the world's longest military service requirements
Dozens of countries have military conscription in 2026. See which nations have mandatory service that can reach two years or more.
How the Voyager missions rewrote planetary science, tested the limits of 1970s engineering, and became humanity's longest-running experiment in institutional patience
In November 2026, Voyager 1 will become the first human-made object to reach one light-day from Earth. Nearly 49 years after launch, the twin Voyager missions remain the most productive space exploration program ever flown, and a case study in what happens when engineering resilience meets institutional patience.
New York Jets Flight Connections 04/05/26
Happy Easter Sunday, Jets fans! Below are your links for the day. Brian Costello – What Jets might do at quarterback in 2026 NFL Draft Rich Cimini – With Sabres playoff berth, Jets own longest active playoff drought Andrew Crane – Jets now by themselves for longest-active playoff drought with Sabres clinching berth after 14 […]
Manuel's El Burrito in Clearfield marks 50 years in business; operators hope for 50 more
Manuel's El Burrito in Clearfield held a small celebration on Tuesday to mark 50 years in business, making it among Utah's longest-lasting Mexican restaurants.
Genius RollerCoaster Tycoon 2 Player Makes Longest Rollercoaster Ever Built, Manipulates Guests Into Staying Just Happy Enough to Ride It for 1.947 x 10²²⁷ Years
A RollerCoaster Tycoon 2 superfan has created what is believed to be the longest rollercoaster ever built in the game — and it’s so long that even a googol can’t be used to describe how many years it takes to ride it.
GOP leaders declare path to end DHS shutdown — but enormous hurdles remain
Days after a messy intra-party blowup, President Donald Trump and GOP leaders are projecting unity on a plan to reopen the Department of Homeland Security amid the longest-ever partial government shutdown.
This Week in Politics: Partial Government Shutdown, TSA and DHS Disputes
The current partial government shutdown, prolonged by continued disputes among lawmakers regarding the Department of Homeland Security (DHS), marked its 47th day today, becoming the longest shutdown of any kind in the nation’s nearly 250-year history. While many federal agencies and departments have remained funded and operational throughout the shutdown, lawmakers have failed to approve...
Parade, fun run highlight Winters Youth Day weekend
One of the area's longest-running small-town celebrations returns this spring as the 88th Annual Winters Youth Day Parade marches down Main Street on Saturday, April 25, bringing a full weekend
Airport travel chaos continues as DHS funding freeze becomes longest partial shutdown in history
Trump has ordered pay be restored to TSA employees but it is unclear where money will come from and whether he has such legal powers
Scientists Solve Decades-Long Mystery About Why Saturn Appears To Change Its Spin
Researchers at Northumbria University have used the most powerful space telescope ever built to answer one of the longest-standing puzzles in planetary science – why does Saturn appear to spin at a...
The longest boxing match on record took place in New Orleans in 1893. It ended with no winner.
“The New Orleans of today holds no more fame than the New Orleans of yesteryear. For it was here that some of the world’s sport celebrities have performed.”
Vanderbilt Lung Transplant Program sets new record
The Vanderbilt Transplant Center is now the second largest lung transplant center in the United States by volume, with 149 lung transplants in 2025, the most ever in one year at Vanderbilt Health. The Vanderbilt Lung Transplant Program leads the nation in organ preservation and regeneration and is among the best in long-term outcomes, demonstrating the success of the interdisciplinary team in caring for these complex patients. Several features make the program unique in the United States, said Konrad Hoetzenecker, MD, PhD, professor of Thoracic Surgery and surgical director of the Vanderbilt Lung Transplant Program. Vanderbilt serves as a “second opinion center” and accepts most complex candidates that are turned down by other centers due to increased perioperative risk. This includes patients over 70 years old, patients requiring combined procedures with their transplant, multiorgan transplantations and sensitized patients (individuals who have pre-formed anti-HLA antibodies who are at higher risk for complications). The expertise and excellent outcomes have attracted patients far beyond the borders of Tennessee; almost half of Vanderbilt Health’s lung transplant recipients come from out of state. “Another unique feature is our minimally invasive transplant program,” Hoetzenecker said. “By using distinct surgical instruments and techniques, the incisions can be kept as small as 7 to 8 centimeters, which results in better healing, less pain and faster recovery. “This minimally invasive approach is embedded in an Enhanced Recovery After Surgery (ERAS) protocol, a multimodal, evidence-based perioperative care pathway designed to reduce surgical stress, minimize complications and speed up recovery. Our unique ERAS protocol, by a dedicated interdisciplinary approach, aims to improve recovery after lung transplant and reduce ICU and hospital stay.” The lung transplant program recently celebrated a milestone — 1,000 lung transplants since the program began in 1990. “This significant achievement reflects the concerted effort of a multidisciplinary collaboration by the Departments of Thoracic Surgery, Medicine, Anesthesiology and Critical Care,” said David Erasmus, MD, associate professor of Medicine and medical director of Vanderbilt Lung Transplant. Lung transplants have been attempted since the 1960s, but they were largely unsuccessful until the 1980s, when surgical techniques were refined and new antirejection drugs proved effective. Patient outcomes steadily improved from the 1990s to the present. Vanderbilt’s fourth lung transplant recipient in 1990, Pam Everett, is the longest-living, single-lung transplant known in the world, recently celebrating 35 years since her transplant. The Vanderbilt Lung Transplant surgical team is led by Hoetzenecker and Caitlin Demarest, MD, PhD, the surgical director and associate surgical director of the Vanderbilt Lung Transplant program. Erasmus is the medical director of Vanderbilt Lung Transplant along with Anil Trindade, MD, associate medical director and associate professor of Medicine.
D.H.S. Funding Lapse Leads to Longest Partial Shutdown in History
If the shutdown continues after this weekend, it will be longer than any previous shutdown, partial or full.
LeBron James breaks record for most NBA games played
LeBron James broke the NBA record for most regular-season games played on Saturday, taking the court for his 1,612th when the Los Angeles Lakers tipped off against the Orlando Magic.James, playing his unprecedented 23rd season, already holds a host of NBA records, including points scored, field goals made and field goals attempted and the longest streak of regular-season games with at least 10 points scored -- 1,297 -- in history.
Kaiser Health Care unions ratify new contracts
LOS ANGELES, Cali. (KESQ) — After months of negations, including multiple strikes, UNAC/UHCP health care professionals have voted to ratify new contracts with Kaiser Permanente. During this negotiation period, union members walked off the job in January in what became the longest open-ended strike by nurses and health care professionals in U.S. history, lasting nearly
Jonathan Kuminga makes 75-foot shot, NBA's 6th-longest on record, as Hawks win 11th straight
iOS 26.4 lets Family Sharing members use their own payment methods
With the iOS 26.4 RC released earlier today, Apple solved one of the longest-standing limitations of Family Sharing. Here’s what’s new.
Businesses affected by one of world’s longest Covid lockdowns to receive $125m from Victorian government
Class action settles after retailers argued state government should pay them for economic loss resulting from pandemic lockdown
What Earth’s longest-lived animals can teach us about aging better
Inside the growing scientific quest to understand what creatures with the extraordinary ability to defy the ravages of time can teach us about making human aging better.
I Tested the Galaxy S26 Ultra and It's Pretty Amazing, But Here's What Falls Short
The Galaxy S26 Ultra shines with incredible cameras, smart AI features, and a refined design, making it an exceptional phone for creatives, even if it doesn't offer the longest battery life or perfect viewing angles.
Regeneron Science Talent Search 2026 Recognizes America’s Top Young Scientists, Awarding More Than $1.8 Million to High School Seniors for Innovative Research in Computational Mathematics, Neural Science, and Blood Cancer Treatment
$250,000 top award goes to Connor Hill in America’s longest running and most distinguished science and math competition Top $250,000 Regeneron Science Talent Search Winner Named Regeneron and Society for Science announced that Connor Hill, 17, of State College, Pennsylvania, won the top award of $250,000 in the 2026 Regeneron Science Talent Search (STS), a program of Society for Science. TARRYTOWN, N.Y. and WASHINGTON, March 10, 2026 (GLOBE NEWSWIRE) -- Regeneron Pharmaceuticals, Inc. and Societ
Overnight Amtrak tips from my 53-hour California Zephyr journey
I endured a 53-hour ride on the California Zephyr, the longest Amtrak journey in the US. Here are 10 survival tips for overnight train travelers.
Longest snake ever measured is over 23.5 feet long
Nicknamed the ‘Baroness,' this python is longer than two great white sharks.
Beth Israel Lahey CEO Dr. Kevin Tabb to step down
Tabb, the state's longest-serving health care system CEO, steered Beth Israel through the pandemic and to financial stability.
2026 Spring Bridal Show returns to Kearney with vendors, live entertainment
NRG Media hosts what it calls the longest-running bridal show in Central Nebraska.
Fact-checking Trump's State of the Union claims on the economy, immigration and crime
In a combative State of the Union speech — the longest in modern history at about 108 minutes — President Donald Trump defended his administration's economic performance and hardline immigration agenda amid sagging poll numbers ahead of the midterm elections.
Trump delivers longest State of the Union address in modern history
The previous record-holder was President Bill Clinton, famously known for his Southern-twang verbosity.
Iran accuses US of spreading ‘big lies’ after Trump’s State of the Union address
President claimed during longest ever State of the Union speech that Tehran was building weapons that could strike the US
I was in the room at Trump's SOTU. Here's what it was like.
Here's what it was like for one reporter to be in the room for the longest State of the Union in American history.
Trump's speech is longest State of the Union address in recent history
Speaking for more than an hour and 40 minutes, President Trump beat his previous record for longest speech given to a joint session of Congress.