SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " invite " 627 found 🔀 AI-powered Shuffle
GRCC English and Science Students Attended the Detroit River Story Lab
By Kyle Jackson On Saturday, Sept. 26, The Collegiate was invited to join the Grand Rapids Community College English Department on a trip to Detroit to take part in the University of Michigan’s Detroit River Schooner Program. The program itself, run by U-M’s College of Literature, Science, and the Arts (LSA), has literature and science […]
Rutgers Experts Available to Discuss Implications of Proposed 2030 Census Changes for Research and Public Health
A proposed Census Bureau rule could change the demographic information collected through the 2030 Census — eliminating questions on race, ethnicity, and sexual orientation — with potential implications for population health research and the use of Census data. The Census Bureau has invited the public to comment on this proposal by October 13, 2026. Rutgers experts available to discuss the proposed changes include Cristine Delnevo, Director of the Rutgers Institute for Nicotine and
Island Science Day is Saturday at UTMSI
All ages are invited to celebrate 85 years of research and education at the University of Texas Marine Science Institute and 20 years of the Mission-Aransas National Estuarine Research Reserve on Saturday, Oct. 3. Island Science Day will be from 10 a.m. to 2 p.m. at the Patton Center for Marine Science Education, 855 E.
Monthly Strum Club & Potluck Returns To York House Oct. 6
LYNDON — Catamount Arts announces the return of the monthly Strum Club to York Street Meeting House, beginning Tuesday, Oct. 6. The community is invited to a potluck at 5:30
Pray with the Pope | For mental health ministry
The Holy Father invites the faithful and people of good will to pray that the Church may become an open house, able to accompany without judging and without casting aside those who face difficulties with their mental health.
Good science requires much more than evidence
Empiricists believe that scientific theories are true only if they make correct empirical predictions: if we can't verify these predictions, then there is no reason to expect that they tell us anything about reality. However, Professor of Philosophy at King's College David Kyle Johnson argues that this is mistaken. In response to Bas van Fraassen, who has written on this subject for the IAI, he argues that we have many reasons for believing a theory to be true, such as it being parsimonious and having large scope — qualities which have been used throughout the history of science as criteria for judging theories. In 2024, Princeton philosopher Bas van Fraassen wrote a short article for IAI News entitled “Science Does not Describe Reality: The Limits and Benefits of Explanation.” At the time, I was working on two projects (a science book and a Great Course) that, when completed, would (among other things) defend science’s ability to describe reality. I wanted to write a response to van Fraassen, but the projects demanded too much of my attention. But now that those projects are complete, I am in a position to explain the objections to van Fraassen’s thesis. Summarizing van Fraassen’s argumentIn a nutshell, his argument is this: What scientists do is make predictions based on theories and then invite others to test to see whether those predictions are borne out. “If theory T is right, result R should happen in experimental condition C.” Many think that running an experiment that shows that R happens in condition C is proof that theory T is true (and should be believed). But, van Fraassen argues, that R happened in condition C is only a reason to think that R happens in condition C. That’s the only observable, or empirical, result we can actually see, so that is all that we are really justified in believing. (The underlying theory that made that prediction still may or may not be true.) That is why he calls those who accept his position “empiricists.”Before I explain what is wrong with this position, let me explain what it gets right. What van Fraassen Gets RightFirst, a theory correctly predicting the results of an experiment is not, strictly speaking, “proof” that the theory is correct. The basic line of reasoning is this:If the theory T is true, result R should happen. Result R did happen. Thus, theory T is true.In other words:“If T then R. R. Thus, T.”This is a deductively invalid, fallacious mode of reasoning, called “affirming the consequent.” Those premises do not guarantee that the conclusion follows. “If I am in Pennsylvania, then I am in the USA. I am in the USA. Thus, I am in Pennsylvania.” Clearly that argument doesn’t guarantee its conclusion; neither does the above argument.However, science is not a deductive method of reasoning; it is an inductive one. And inductive arguments merely try to raise the probability of their conclusion, not “prove” them for certain. Thus, the fact that an experimental result doesn’t prove a theory is true is irrelevant; it’s not supposed to. That is not what scientific reasoning is about.___If the hypothesis that something exists clearly provides the best explanation for what we can observe, then the belief that it exists is what is rational.___Second, it’s also true that a single experimental result doesn’t provide enough justification to believe that a theory is true. Scientists do not come to a consensus about whether a theory is true by looking at a single experiment; they look at all the evidence to determine where the preponderance of evidence points. The mere fact that I am in the USA raises the probability that I am in Pennsylvania, but not nearly enough to conclude that I am in Pennsylvania. However, if I am also regularly encountering people wearing Eagles and Phillies hats and seeing advertisements for Founding Father tours, I probably am. In the same way, a theory successfully predicting the outcome of one experiment is not enough to conclude that it is true; but if a theory makes a wide variety of predictions that are all vindicated by multiple experiments, performed by many different groups and people, all actively trying to prove the theory false (which is what good scientific experiments are designed to do)—that is a good reason to conclude that the theory is true. In other words, if you repeatedly try to prove something false but can’t, that is a very good indication that it isn’t. The problem of underdeterminationIn reply, those whom van Fraassen calls “empiricists” often point to the “problem of underdetermination.” For any given theory that makes successful predictions about what happens in experimental conditions, there are countless other possible theories that make exactly the same predictions—and since they do, the experimental evidence in question is just as much reason to accept any of those theories as it is to accept our original one. Thus, the argument goes, we have no way of knowing whether our original theory is true, or one of the other “predictively equivalent” theories is true. SUGGESTED VIEWING How Occam's Razor changed the world With Johnjoe McFadden As an example of underdetermination, philosophers often offer this example. The evidence of fossils seems to provide reason to conclude that the universe is quite old; ancient fossils are what the “ancient universe” hypothesis predicts. But it’s also possible that God created an ancient-looking universe 200 years ago, complete with a “fake” fossil record for us to find, to make it look old. The existence of fossils is what that theory predicts too. So, the argument goes, the fossil record can’t be used as evidence that the universe is ancient; the fossil record supports the “200-year-old ancient-looking universe” theory just as much. The problem of underdetermination points out that, for any theory with supporting evidence, we could invent another completely different theory that predicts exactly the same evidence, and thus undermine that evidence’s ability to support the original theory.But this “argument from underdetermination” betrays a fundamental misunderstanding of what scientific reasoning is and how it works. To explain, let me use another rather strange (but very real and commonly discussed) philosophical thought experiment called “The Grue Problem.” The “Grue” ProblemSuppose I want to know what color emeralds are, so I observe a few, see that they all appear green, and form the theory that “all emeralds are green.” I thus predict that the next 100 emeralds I find will also appear to be green. And let’s say that happens, and so I thus conclude that my theory that all emeralds are green is true. Now, one might rightly point out that I don’t know for sure that all emeralds are green—I have not seen them all. Maybe some I haven’t found yet are blue. Fair enough. After all, we used to think that all swans were white, until we found some black ones. But let’s say that I go on a quest and collect every emerald in the universe—and, for the sake of the argument, let’s say I can do this, and can even know that I have every one of them. So, I collect them all, look at them all, and verify that they all appear green. Can’t I now rightly conclude that all emeralds are green?Inspired by the problem of underdetermination, a friend might argue that I cannot.Sure, they all appear green now—but there could be another kind of color called “grue.” Something is grue if it is green up to a certain point in time, but then spontaneously turns blue. And there could be an infinite number of “shades” of grue. Something that is one shade of grue will turn blue at noon today, but something that is another shade of grue will turn blue at noon tomorrow, etc. So yes, the emeralds appear green now; and since they haven’t turned blue yet, they are not some “past” shade of grue. But they might be some “future” shade of grue (e.g., they may turn blue at noon tomorrow). And since all future shades of grue are consistent with “being green up to this point in time,” the evidence you have is completely consistent with the notion that all emeralds are some future shade of grue, rather than green. Indeed, that they would appear green until now is what the “some future shade of grue” hypothesis predicts. So, we have just as much reason to conclude that all emeralds are some shade of grue as we do to conclude that they are green.You’re probably thinking “It’s not equally possible that the emeralds are grue; they are obviously green.” You are right! But explaining why your instinctive reaction to my friend’s argument is correct will help inform why van Fraassen’s “empiricist” is wrong and science actually does describe reality.The main mistake my friend makes is in thinking that the “empirical evidence” (of all the emeralds appearing green) is (or even should be) all I am using to draw the conclusion that all emeralds are green. It is not. I am also considering known facts about how colors typically work; things don’t usually change color, and when they do, they don’t do so suddenly, without cause, and all at once. So, even though the simple evidence of the emeralds all appearing green up to this point is consistent with them being some future shade of grue—that is even what the grue hypothesis “predicts”—it is still exceedingly unlikely that they are. The hypothesis that they are green is much more likely. Understanding science refutes the problem of underdetermination The misunderstanding about science that the “empiricist” pointing to “the problem of underdetermination” makes is similar to the one that my friend made. Science is not just about considering experimental evidence; in fact, it’s not even just about considering empirical evidence. As Ernan McMullin and many other philosophers of science have pointed out, the inference that makes science is “inference to the best explanation” (sometimes called “abduction” or “retroduction” by McMullin). While, depending on the circumstances, scientists use many different kinds of reasoning, science as a whole is, simply put, the process of considering multiple competing explanations and comparing them to certain criteria—explanatory criteria (the kinds of things explanations must be and do, by definition, to be a good explanation)—to see which explanation is the best.And these criteria do not deal only with empirical results. Yes, successful predictions raise the probability of a hypothesis, but it’s also the case that the more new assumptions a theory makes, the less likely it is to be true; every new assumption presents an opportunity for the theory to be false. (The fewer assumptions a theory makes, the simpler or “more parsimonious” it is said to be.) Likewise, the more existing evidence a theory contradicts, the less likely it is, because in order for a theory to be true, every piece of evidence it contradicts has to be somehow faulty. (The fewer established theories a new theory contradicts, the more “conservative” it is said to be.) And, obviously, the more something explains, the better explanation it is. (This is called having “scope.”) If a theory raises unanswerable questions, it’s not expanding our understanding, and thus is not wide-scoping. Scientists consider all these things when deciding which theory to accept, because the theory that adheres best to these explanatory criteria is most likely to be true.___the mere fact that a theory’s predictive success is why it “sticks around” or “becomes accepted” in the scientific community is not a reason to be skeptical about its truth.___The reason the grue hypothesis is no good is because it invents an entirely new kind of color—not just a new shade, but an entirely different category of color (a different way colors work)—and thus is not parsimonious. It raises unanswerable questions about how and why emeralds would just spontaneously change from green to blue (and thus does not have wide scope). And it contradicts what is already well established about how color works (and thus is unconservative).The theories that the problem of underdetermination points to do the same thing. Yes, the theory that God created an “ancient-looking universe” (complete with an ancient-looking fossil record) two hundred years ago is also consistent with the empirical evidence (of a fossil record) that presently exists; but that theory is monumentally unparsimonious (it requires many extra assumptions about infinite entities) and not wide-scoping (it raises unanswerable questions about why God would do such a thing). So, I can rationally conclude that it is false.Indeed, the history of science includes many examples of theories that were rejected because they lacked parsimony and/or scope, even before their falsity (and the truth of their competing theory) was confirmed by observation. As I point out in my book, geocentrism was rejected by the scientific community because it lacked parsimony, almost 200 years before the observation of parallax confirmed that the Earth moves around the sun. And the continuum theory of matter was completely rejected by 1860, because it couldn’t explain chemical reactions or organize matter into a periodic table, even though the experiments that eventually confirmed atomic theory weren’t even proposed until the 1870s. Solving the best of a bad lot problemIn response, the “empiricists” are likely to object, this time pointing to the “best of a bad lot” problem. “We have no reason to conclude that an explanation that has been shown to be better than others is true because we have no guarantee that the true theory was among those that we were considering.” If you have a “lot” (a collection) of poor explanations, even the best one is not true.The responses to this problem, however, are numerous. Peter Lipton argues that the set of hypotheses that scientists consider are not just randomly selected and thus unlikely to contain a theory that is true; they use existing knowledge to home in on what is most likely to be true. A doctor trying to explain abdominal pain is not going to bother wondering whether demons are causing it; they are going to stick with things like appendicitis and kidney stones, because they are most likely. Further, despite its name, inference to the best explanation is not just the process of comparing hypotheses and accepting the best one; we also want one that is a good explanation in its own right. If it’s not, we are going to keep looking until we find an explanation that is. And while that process does not guarantee that we will come across the exact truth, it’s very likely that the theory that emerges as the best will be at least approximately true, and thus we will be justified in believing it. And lastly, as I point out in my book, although many theories not based in scientific evidence (like geocentrism and continuum theory) have been completely overturned, science almost always progresses by the refinement of scientifically established theories—not their replacement. (Although our sun is not the center of the universe, heliocentrism was our first step in understanding the Earth’s true place in the universe.) So even if a theory we accept today may not be completely right, accepting it is a step on the journey toward the complete truth. The example of atomic theoryNow, it’s worth pointing out that most empiricists are not skeptical of all scientific theories; they are only skeptical of the ones that hypothesize the existence of “unobservables.” It’s not like they think that round Earth, heliocentrism, and germ theory are just useful (but untrue) “instruments” for making predictions about how to most efficiently navigate the seas, predict planetary motion, and treat diseases. They admit that the Earth actually is round, that the planets revolve around the sun, and that germs exist and cause disease. These facts and entities can be observed; the theories that suggest they exist are true. It’s only when theories start hypothesizing the existence of unobservables—like electrons, or quantum fields—that can’t be observed directly, that we should start doubting the theories’ truth. And to be fair to van Fraassen, in this published work, he doesn’t really say that we should doubt the truth of such theories. Only that scientific reasoning does not rationally force us to accept them as true. Skepticism, or agnosticism, he argues, is warranted. SUGGESTED READING Science is based in metaphor By Andrew Reynolds But the history of atomic theory throws a monkey wrench into that argument. Atoms used to be unobservable; again, scientists first accepted the theory that they exist because it had such grandiose explanatory power. But then atoms were seen with electron microscopes. They thus moved into the category of the observable. But this didn’t substantially change anything about what scientists were justified in believing; it certainly didn’t change any “atomic skeptics’” minds. It just confirmed what everyone already knew! If the hypothesis that something exists clearly provides the best explanation for what we can observe, then the belief that it exists is what is rational. The fact that the thing itself is not technically observable does not make doubting its existence rational.What’s more, the atoms were seen with an electron microscope. But electrons are themselves unobservable. How can an electron microscope reveal an atom if electrons are not real? This leads us to what is famously known as Hilary Putnam’s “miracle argument.” It’s (not) a miraclePhilosopher Hilary Putnam’s miracle argument is somewhat famous. Basically, he argued that a scientific theory being able to repeatedly make successful predictions—even about unobservables—without being at least approximately true would require a “miracle.” In other words, it would be such an improbable occurrence that it could not rationally be believed—the better explanation for why scientific theories about unobservables make the right predictions is because the unobservable entities and structures they hypothesize exist.Van Fraassen has addressed this argument. Indeed, in his original article, where he references Alison Gopnik’s point about orgasms not being “necessary for procreation” even though the desire for orgasm “drives the creation of progeny,” he is pointing to his own argument about how organisms are not naturally selected by evolution to get true beliefs; to the extent that belief-forming processes are selected for, the ones that are selected are the ones that are useful for survival—not the ones that produce true beliefs. In the same way, van Fraassen argues, scientific theories are accepted, not because they are true, but because they aren’t falsified; they make successful predictions; that’s what makes them “stick around.” So, the fact that they make successful predictions (and thus became accepted) is not a reason to think they are true.This argument is similar to C. S. Lewis’s “argument from reason,” which he used to argue against evolution: “The truth of evolution undercuts our ability to know that it is true.” Lewis’ argument famously failed; Elizabeth Anscombe, by Lewis’s own admission, demolished Lewis in a debate on the topic, and I have explained elsewhere why modified versions of the argument fail as well. In short, it’s because it fails to recognize that a belief-forming process can make an organism more likely to survive because it reliably produces true beliefs. It is therefore not the case that beliefs generated by naturally selected belief-forming processes are automatically false or unjustified.In the same way, the reason a theory “sticks around” could be because it’s not falsified, because it “makes correct predictions.” But the reason it makes correct predictions is most likely because it is true. (In pointing this out, I am echoing the arguments of Musgrave, Lipton, Psillos, and Kitcher, who refuted van Fraassen’s argument and analogy long before his 2024 article.) It would be a huge coincidence that it could do so without being true. And that is the point of Putnam’s miracle argument. Thus, contrary to van Fraassen’s suggestion, the mere fact that a theory’s predictive success is why it “sticks around” or “becomes accepted” in the scientific community is not a reason to be skeptical about its truth. ConclusionLet me close by saying something about the fact that empiricists don’t doubt the truth of all scientific theories, just the ones that hypothesize unobservables. In today’s society, this theory is dangerous to espouse publicly. The nuance between being skeptical about all of science, and just the highly technical theories about unobservables, is guaranteed to be lost to the average reader. And there is so much unjustified skepticism and doubt about the findings of science and experts that a headline like “Science Does Not Describe Reality” could easily fuel the anti-science movement, worsen climate change denial and cause the next pandemic.This is why I believe it was important to still respond to van Fraassen’s article, a full two years after he wrote it. Not only, as I have argued, does it represent a philosophically inaccurate view of how scientific reasoning works and what scientific reasoning can do, but it is a dangerous view to boot. It should thus be rejected.
In Shanghai's 'Science City,' China's ascendant biotechs make their pitch to the world
A small conference with big ambitions mirrors the rapid growth of Chinese biotech, invites comparisons to U.S. biotech gathering also known for deal-making.
GFCB to invite John Taft for business lecture series
The Gordon Ford College of Business will welcome a vice chairman for financial services firm Baird to the Experiencing Business Speaker Series. John Taft will share career insights on Thursday at 3:45 p.m. in Chandler Hall’s Houchens Industries Auditorium, Room 1001. Taft’s 40 years of experience in the finance industry include serving as CEO for...
Pokémon Space Trail and Merchandise Land at the Science Museum
, , , , • Created in partnership with the European Space Agency and The Pokémon Company International, the free-to-visit Pokémon Space Trail invites curious visitors of all ages to explore the Science Museum in London and discover more about space science in a fun, accessible way., , , , , • Visitors can seek out Pokémon across the museum, take part in special Pokémon GO activity and browse Pokémon merchandise inspired by the partnership with ESA in the Science Museum shop. , , • The Pokémon Spa...
Trump says ‘only Hispanic’ could survive fall at ballroom site
Trump invited attendees of a Hispanic Heritage Month to be among the first to walk on his ballroom floor.
Apple Invites for iPhone updated with three new features
Apple is rolling out a new version of its Apple Invites app for iPhone today. The update taps into new...
Readsboro Glassworks will open its studio to the public
READSBORO — The public is invited to visit Readsboro Glassworks during the Vermont Crafts Council’s Fall Open Studio Weekend, Oct. 3 and 4, from 10 a.m. to 5 p.m.
CA Alumnus, NASA Engineer Returns for Science Night
Columbia Academy alumnus Dr. Phillip Allen is returning to campus on Tuesday, Oct. 13 as guest speaker for CA’s Science Night – and the community is invited to attend. NASA and space travel enthusiasts can attend to learn more about the recent Artemis II launch and trip around the moon. Dr. Allen served as the
This Week In Politics: United Nations General Assembly
In a week packed with diplomacy, the United Nations General Assembly High-Level Week began on Tuesday, Sept. 22, at the U.N. headquarters in New York City. In the annual diplomatic forum, all 193 member states are invited to address the General Assembly through the General Debate, while a range of meetings bring world leaders together...
Ascend WV Healthcare, First Ascent WV Healthcare applications now open
Applications are being accepted for Ascend WV Healthcare and First Ascent WV Healthcare — launched by the West Virginia University Brad and Alys Smith Outdoor Economic Development Collaborative, in partnership with West Virginia Tourism and major healthcare organizations statewide — that invite healthcare professionals and graduating students to live and work in the Mountain State.
Tomorrow Last Day to Complete Community Health Assessment
Tomorrow is the last day to participate in Chaffee County Public Health’s 2026 Community Health Assessment. Residents are invited to complete the con
Community Invited To October Meeting Of County Health Council Thursday, Oct. 1
BY LISA HAMPTONChairLos Alamos County Health Council I wanted to personally invite you to attend the Thursday, Oct. 1 Health Council Meeting at noon, in the Municipal Building.October is Domestic V…
Two Former Nets Still Without Training Camp Invites
Cam Thomas and Dariq Whitehead remain in free agency limbo as rosters solidify.
TeraOpenScience Launches Global Innovation Contest: Idea • Innovation • Business: A Science Challenge uniting Students & Professionals
WOODBURY, Minn., September 28, 2026--TeraOpenScience, the open-innovation platform accelerating real-world scientific and technological breakthroughs, today announced the launch of its global contest, Idea • Innovation • Business: A Science Challenge. The competition invites students and early-career researchers to lead one of the platform’s featured technologies, build a multidisciplinary team, and propose a full innovation and commercialization plan to bring the solution to industry.
Mayor Sarno joins Health Commissioner Caulton Harris to bring greetings at Department of Elder Affairs Hispanic Heritage Month Luncheon at the Ray Jordan Senior Center
Mayor Domenic J. Sarno was honored to join Health & Human Services Commissioner Helen Caulton Harris and the Springfield Department of Elder Affairs team on Friday to bring greetings at a special Hispanic Heritage Month Luncheon celebration with our seniors at the Raymond A. Jordan Senior Center. This special luncheon is a collaboration between the Raymond A. Jordan Senior Center and the North End Senior Center and celebrated Hispanic heritage and the valued contributions of our senior community. Members of the senior centers were invited for a vibrant day of music, dance, food, and culture. El Morro bakery provided lunch to members by our kind and dedicated Elder Affairs staff. Grupo Erupxion performed live music. Special thanks to host/emcee Joanna, the Springfield Department of Elder Affairs and the Council on Aging team for bringing us together to celebrate the beautiful mosaic of our Springfield. Mayor Sarno states, “We are always proud to celebrate the vibrancy and beautiful mosaic that is our Springfield community. On behalf of the City of Springfield, we celebrate and welcome the continued contributions of Hispanic Americans toward our community, including their cultural heritage, public service, and entrepreneurial spirit. I commend and appreciate this collaboration between the North End Senior Center and the Ray Jordan Senior Center to host this special luncheon in celebration of Hispanic Heritage Month for all our seniors to enjoy. ‘Que tenga buena salud y Dios te bendiga’ – Good health and God Bless.”
Faraday Future Announces This Week’s Investor Weekly Report From YT Jia Has Been Rescheduled to September 28; FF EAI “Built in USA” Upstream & Downstream Business Partner Conference Part Two to Be Held September 29
FF Founder and Global CEO YT Jia’s Investor Weekly Report has been rescheduled for the afternoon of September 28 and will be released at its usual time. FF has invited 10 global partners to share insights on the EAI robotics industry, FF’s “Built in USA” strategy and related topics, highlighting the potential for collaboration between […]
Community Encouraged To Attend Los Alamos County Health Council Meeting On Thursday
As Chair of the Los Alamos County Health Council, I wanted to personally invite you to attend the Thursday, Oct. 1 Health Council Meeting at noon, in the Municipal Building.
Dybala and Molina to remain at Trigoria
The most anticipated event for Argentinians and beyond will take place on October 6th. The AFA has invited Nahuel Molina and Paulo Dybala to take part in Lionel Messi’s final match for Argentina—a...
Heads of OpenAI and Anthropic called to face Senate inquiry after rogue agent incidents
Sam Altman and Dario Amodei have been invited to appear before the Greens-led inquiry into AI and datacentres
Intel Panther Lake Teardown, 18A, BSPD, GAAFET, SemiAnalysis STEEL
Panther Lake debuts the first commercial implementation of backside power delivery (BSPDN), introduces Intel’s first iteration of gate-all-around (GAA) transistors, and showcases their advanced packaging capabilities with its Foveros-S assembly. With Panther Lake, Intel’s manufacturing arc has shifted from nebulous roadmaps to shipped silicon, a significant milestone on their long road back to competitive semiconductor manufacturing. To evaluate the extent of Intel’s comeback, we tore down Panther Lake. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Our teardown traces 18A from its four-sheet RibbonFETs (Intel’s marketing name for GAAFETs) and gate stacks through contacts, frontside and backside wiring, and the bonded carrier. We explain how these material and integration choices improve gate control and reduce resistance, while adding capacitance, thermal resistance, and process complexity. Our measurements put Panther Lake’s 18A compute logic and TSMC N3E GPU logic at similar logic density. However, 18A does not lead TSMC N3P, N2 or Samsung SF2 in peak density. Panther Lake’s CPU cores are incremental updates, and the high-end GPU still uses TSMC N3E. Panther Lake assembles one compute tile, one GPU tile, and one I/O tile atop a passive base tile using Intel’s Foveros-S advanced packaging. Both compute tile variants use Intel 18A. The Xe3 GPU options are a 4-core GT1 tile on Intel 3 and a larger 12-core GT2 tile on TSMC N3E. Both I/O tile variants use TSMC N6. [1], [2] Our analysis centers on the PTL-U compute tile, both the 4-core and 12-core GPU tiles, as well as the 12-lane I/O tile. In conventional chips, power and signal are routed through the same frontside metal stack towards the device frontend. Power rails consume scarce routing resources near the transistors, while tall via stacks carry VDD and VSS from the coarse upper wires to local rails. Backside power delivery (BSPD) moves the main power network behind the transistor layer, to the backside, separating it from frontside signal routing. We covered BSPD and its impacts in 2024. [3], [4], [5] Intel’s BSPD implementation, branded as “PowerVia”, routes power through dedicated backside metals to nano-TSVs, which connect those rails to local source/drain (S/D) contacts. Implementing that separation requires Intel to build the interconnect stacks from both sides of the wafer. The frontside comprises the M0-M14 signal stack, while the backside comprises the BM0-BM5 power stack. M0 and BM0 are closest to the transistors. The nano-TSVs connect the two sides, but Intel patterns and etches each via from the front after forming the contacts. A narrow via runs from the side of the contact deep into the silicon substrate. Intel then completes the frontside signal metal stack, bonds the wafer to a carrier, flips it and removes the original substrate until the buried via tips are exposed. The backside metal stack is then deposited directly on the revealed vias. The nano-TSV and backside-via profiles taper in opposite directions because Intel forms them from opposite sides of the wafer. The transistor structures form the FEOL. Local contacts and nano-TSVs connect them to the wiring. M0 begins the frontside interconnect stack. The silicon carrier remains attached above the frontside interconnects. It supports the device wafer during substrate removal and backside processing and remains part of the finished chip’s thermal path. PowerVia removes the main power distribution from the congested frontside metals, routing supply through shorter and wider backside wires. Its lateral landing still occupies area in the standard cell, so it recovers less cell area than a direct backside contact. [3] Nano-TSVs beside the logic devices carry VDD or VSS from the backside power network, while signal connections continue upward through the frontside metals. Backside Interconnects Samsung SF2 data is included for comparison to Panther Lake’s within this article. SF2 is the incumbent GAA foundry node but lacks BSPD, serving as a useful reference to evaluate 18A. A full teardown of Samsung’s S26 products, processed on SF2, will be shared soon.Nanosheet-cut EDS comparison. The PowerVia supply path runs from the backside Cu rails through Mo-lined W nano-TSVs to the local transistor contacts. In this cross section, the tapered connection spans roughly 150 nm from the contact level to BM0. The Ta liner confines Cu and promotes adhesion to the surrounding stack; the AlOₓ etch stop controls the next dielectric etch above the rail. Dielectric beneath the ribbons electrically separates the devices from the backside wiring and removes the conducting silicon body below the channel. [6] AlOₓ serves as an etchstop (ES), enabling endpointing and protecting the underlying layers. Low-volatility aluminum fluoride reaction products resist the fluorinated plasma, allowing a thin AlOₓ film to protect the metal while the surrounding low-k dielectric is removed. [6], [7]. While the BM0 and layers above the M1 lines show double AlOx layers, Our SMIC N+3 teardown showed single AlOₓ layers. SMIC uses a simpler local AlOₓ substack, while the remaining cap and etch sequence provide the required landing protection. So why double layers? The closely spaced AlOₓ doublets provide two protected endpoints in the etch sequence. Intel documents an AlOₓ/SiN/AlOₓ stack that explains the benefit. The main dielectric plasma etch stops on the first AlOₓ film; a selective wet clear opens that film; a second plasma etch removes the intermediate SiN and stops on the second AlOₓ film. The final wet clear exposes the metal landing surface. SiN is the intermediate dielectric in Intel’s published example. [8] The second stop protects the metal through a cap breakthrough. Wide openings can etch faster than narrow ones, and etch depth varies across the wafer. Metal under an early-clearing opening would otherwise be exposed while other openings still need more etching. Staged protection widens the process window and reduces metal erosion, corrosion and void formation. [8] TSMC documents AlN/AlOₓ/SiOC/AlOₓ above Cu, with AlN blocking Cu diffusion, and a simpler AlN/SiOC/AlOₓ variant that omits one AlOx film. [9] Levels with different opening sizes, aspect ratios, pattern densities and cap materials need different etch margins. A double AlOx stop is useful where another protected endpoint justifies the added processing. The extra film adds formation, selective opening and cleaning steps, plus another set of interfaces to control adhesion, moisture, and stress. These blanket films are opened through the existing via pattern, so each film does not require another lithography mask. AlOₓ adds parasitic capacitance when it replaces lower-k dielectric; two thin AlOₓ films can nevertheless contain less AlOₓ than one thick film. Total thickness, placement, and theintermediate dielectric determine the electrical cost. Deposition chemistry also changes AlOx permittivity and residual hydroxyl content, which can oxidize the underlying metal. [7], [8], [10], [11] The backside stack separates into relatively fine BM0-BM2 wiring near the devices and coarser BM3-BM5 power distribution. The largest pitch increase occurs between BM2 and BM3. BM0’s pitch closely matches the logic-row height, fitting local power delivery to the cell rows. Higher levels aggregate current through larger conductors: routing density becomes less important than low resistance and current capacity as the network approaches the package. This hierarchy provides wide power wiring for the power delivery network without consuming scarce frontside signal-routing resources. [3] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Frontside Interconnects Intel 18A combines Mo-lined W contacts and nano-TSVs with a separate backside Cu power network. Samsung SF2 keeps power on the frontside, using Ti-based contact interfaces and Ta-based barriers and Co liners around Cu wiring. In 18A standard-cell rows, backside power rails supply the devices through nano-TSVs within the cells, freeing frontside routing resources. Samsung’s M0 accommodates both power and signal connections. From the device toward M0, the connection runs through a Ti-based S/D interface, W contact fill, a Mo-lined W via, and the Cu M0 wire. Mo supplies a conductive nucleation and adhesion layer for W, replacing the resistive TiN liner used in conventional W integration. This increases the effective conduction volume within the feature while retaining W fill and its established polishing, cleaning and etching processes. Intel’s Mo/W patent describes this integration tradeoff. The nano-TSV uses the same Mo-lined W construction in the backside supply path. [12] The move from TiN to Mo is an incremental change. While a full Co or Mo fill can also reduce the volume lost to liners in very small features, it requires new integration schemes that increase complexity and risk. Cu remains attractive for wider wires due to its low resistance. As wires and vias shrink, the diffusion barrier consumes an increasing fraction of their cross-section. [12], [12], [14] Intel uses Co/Ru liners at M0-M1, Co at M2-M4, and Nb at M5-M9. The lower-level liners help Cu adhere and reduce void formation during trench fills. Applied Materials’ Endura has new thermal control that facilitate wetting process, so the thin film continuity is good enough that good capillary pressure will drive Cu atoms to the via bottom without voiding. Intel’s choice to use Nb is particularly interesting. Intel’s Nb patent describes a conductive diffusion barrier intended to reduce the barrier’s contribution to resistance relative to conventional Ta-based barriers, particularly at via bottoms where all current crosses the barrier. The patent pairs Nb in coarser levels with the option of lower-cost PVD processing. [15], [16] The upper metal layers support thicker barriers formed through physical vapor deposition (PVD) despite its worse coverage and uniformity. Meanwhile, the lower metal layers require thinner barriers deposited through conformal atomic layer deposition (ALD). Co/Ru adds another material interface and requires controlled deposition and Cu fill. Changing liners and barriers by metal layer allows Intel to optimize interconnect resistance, process complexity, and reliability. [15, 16] RibbonFET, Intel’s name for its gate-all-around FETs (GAAFETs), replaces the FinFET’s vertical fins with four stacked horizontal silicon nanosheets, allowing the gate to surround the channel on every side. The path to GAAFET begins with the planar transistor. A planar MOSFET places the gate above the channel between its source and drain. Pairing an NMOS with a PMOS transistor creates a CMOS inverter, in which the NMOS pulls the output low for a high input, and the PMOS pulls it high for a low input. The gate must retain electrostatic control of the channel to ensure clean switching. As gate lengths shrank, the drain began to compete with the gate for that control, increasing off-state leakage. Electrostatic control was restored through an architectural evolution that raised the channel into a vertical fin and wrapping the gate around three sides. Called “FinFET”, this new architecture packed more effective channel width into a smaller footprint. Further scaling made it harder to maintain both drive current and leakage within smaller cells, and reintroduced the same problems planar MOSFETs faced. Nanosheet GAAFETs close the fourth side by replacing the vertical fin with a stack of horizontal nanosheets, each surrounded by the gate. The tighter electrostatic control suppresses leakage at shorter gate lengths while stacking adds effective channel width within the cell footprint. In a FinFET process, channel width changes in discrete steps as designers must add or remove whole fins. Nanosheet width can instead be adjusted continuously within the process’s design rules. Wider sheets increase drive current, while narrower sheets reduce capacitance at the cost of drive current. Intel 18A uses stacks of four nanosheets each and varies their widths across logic and SRAM. At the process level, adding more sheets to each stack increases effective channel width and drive current, but complicates fabrication. RibbonFET vs MBCFET Samsung began GAAFET production in 2022 with SF3E, following with SF3 and now SF2. Its ‘MBCFET’ provides a useful structural comparison with Intel’s first RibbonFET implementation. [17] STEEL is digging deeper into SF2, used in the Exynos 2600, and TSMC’s GAAFET N2, used in Apple’s A20 Pro, in upcoming newsletter articles. We’re throwing some teasers on X. Let’s compare Samsung SF2’s MBCFET with Intel 18A’s RibbonFET. Subscribe Even to the untrained eye, Intel’s extra nanosheet is obvious. Intel stacks four ribbons to Samsung’s three. Samsung’s sheets are much wider in these fields, so both sheet count and width matter to the available channel perimeter. Sheet width also changes which silicon surfaces carry current. On conventional (001) silicon, wide nanosheets emphasize the broad top and bottom surfaces, favoring electron transport; the larger sidewall contribution in a narrow sheet favors hole transport. Thinner sheets improve gate control but increase confinement and scattering. This makes width and thickness part of the NMOS/PMOS balance, alongside strain and threshold voltage. [18], [19] GAAFET designs like 18A use different work-function-metal (WFM) stacks for NMOS and PMOS. Around each ribbon, a thin SiOx interfacial layer separates the silicon channel from the HfOx high-k dielectric, with La providing dipole tuning and the WFM wrapping the dielectric. NMOS uses a TiAl-based stack, while PMOS uses TiN WFM. W fills the remaining gate trench, providing a lower-resistivity path where the work-function layers are no longer needed. In this field, the PMOS stacks leave room for W between ribbons, while the NMOS stacks occupy more of those gaps. A silicon-based dielectric marks the P/N boundary, allowing the PMOS and NMOS gates, sharing the same gate trench, to be processed sequentially. Fast logic paths, retention circuits, and SRAM need a family of threshold options. Changing threshold without substantially changing device dimensions, capacitance or fabrication complexity is valuable. FinFET processes typically use different work-function-metal stacks. In a four-ribbon GAA stack, the narrow sheet-to-sheet gap limits how much WFM can fit around each channel. La in the gate dielectric creates interfacial dipoles at the SiOx/HfOx boundary, shifting effective work function and tuning threshold voltage. This gives Intel another control alongside its NMOS and PMOS WFM stacks. Low-threshold devices improve critical-path drive; higher thresholds reduce leakage elsewhere. Dipole tuning is especially useful in GAA because it changes threshold without consuming the narrow intersheet gap with thicker WFM. Precise control of La incorporation, diffusion and interface quality has long been a challenge, limiting viability in high volume production but is now seen from every leading-edge foundry. Intel’s patent describes depositing a dipole-forming oxide above HfOx and annealing it toward the interfacial oxide before completing the work-function and fill metals. This separates threshold tuning from the space available for metal. Newer research addresses the thermal cost: imec’s 2026 dipole-middle research inserts the shifter between two HfOx depositions, shortening the diffusion path while protecting SiOx during patterning. [20], [21]Matched-cut EDS, Intel 18A (left) vs. Samsung SF2 (right). Intel retains raised source/drain epi beneath its contacts, while Samsung recesses W deep into the epi to form a V-shaped Ti-lined interface. The deeper contact increases metal-to-semiconductor area and shortens the current path from the lower sheets, reducing contact and spreading resistance. It also removes epi volume and brings the contact etch closer to the channel ends. Retaining more epi preserves the material available for strain transfer, especially from SiGe into PMOS. These geometries balance contact access against stress engineering and etch margin. [22], [23] Samsung stacks three sheets to Intel’s four ribbons, and both processes use sheet width to tune drive strength. In our Samsung cross-sections, widths range roughly from 19 to 30 nm in the NPU rows and 37 to 50 nm in the CU cell. The Samsung nanosheets taper, with the widest sheet at the bottom and the narrowest at the top. Both processes use HfOx gate dielectric and Ti-based work-function stacks, with Al in the NMOS stack. In the Samsung devices shown here, the dielectric and WFM occupy the intersheet gaps, leaving W above the top sheet. Intel’s PMOS stack leaves more room between ribbons, and W fills those gaps while the thicker NMOS stack leaves W mainly in the upper trench. Gate-stack EDS maps. The W between Intel’s PMOS ribbons provides a conductive path close to the lower gates. Where WFM fills the entire gap, the gate still surrounds the channel, but voltage reaches it through the more resistive work-function films. Thinner WFM and dipole tuning preserve room for low-resistivity fill; Mo and Ru are alternative fill metals being developed for further scaling. [24] A masked, sequential WFM flow explains the different gate heights and inter-nanosheet fill. The proposed sequence below shows how separate NMOS and PMOS work-function steps produce that geometry. Enabled by the BSPDN process, Intel replaces the dense-logic silicon subfin with dielectric, removing the parasitic conduction path below the ribbons and reducing substrate-related capacitance. A retained silicon body as in classical, non-SOI, planar and FinFET designs needs junction and punchthrough-stop engineering to suppress leakage. Dielectric isolation makes that leakage less sensitive to the subfin doping profile but adds removal and fill steps. It also weakens the direct thermal path through silicon, making the contacts, metal stacks and package more important for heat extraction. [24], [26] Fluorine is concentrated around selected Intel device structures in the maps. WF6 is a standard precursor for W nucleation and fill, while barrier films protect adjacent dielectrics from fluorine attack. Low-fluorine W processes reduce the residual-F burden. Chloride-based precursors avoid introducing F during W deposition, but require control of chlorine attack, nucleation and fill quality. The integration target is a continuous, low-resistance W path with a thin protective liner and minimal chemical damage to the surrounding stack. [20], [27], [28] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. We measured cell height, gate pitch, metal geometry, and ribbon dimensions at the XTEM sites shown below. The tables group these dimensions by site and device polarity. Our “sheet cuts” cross the silicon channel and show the ribbons end-on. “gate cuts” run along the channel through successive gates. The 18A logic cell dimensions point to a five-track logic library while the N3E and Intel 3 cell dimensions evidence a seven-track logic library. The DDR-PHY uses wider M0 wires and much larger spacing than core logic. That trades routing density for lower wire resistance and weaker coupling between neighboring nets. The geometry suits the current delivery and coupling requirements of analog, clock, and I/O circuitry. PowerVia lets 18A combine a compact cell height with wider M0 geometry by moving the main power rails off the signal-routing tracks. That relaxes local wire scaling while preserving a small cell footprint. Cell height and gate pitch set the geometric density; pin access and routability determine how much of it a real block can use. [29] The biggest takeaway from our gate-pitch measurements is that Intel 18A compute logic and TSMC N3E GPU logic have similar density in the Bohr representative-cell model. The 18A example is 18.6% denser than the Intel 3 GPU example. Gate pitches are nearly identical across the three sites, so cell height drives most of the difference. The Bohr model combines a four-transistor NAND2 spanning three gate pitches and a 32-transistor scan flip-flop (SFF) spanning nineteen pitches, weighting their densities 60:40. The sensitivity column shows how independently changing cell height and gate pitch by ±1 nm changes the result. This compares representative cell geometries; whole-die density also depends on cell mix and placement. The 18A P-core gives M0 substantially more metal cross section than the N3E vector engine. Treating each profile as a trapezoid gives 2.63 times the area per line and 1.84 times the area after normalization by routing pitch. The larger section reduces the geometric contribution to line resistance and lowers current density for a given current. Taller and wider wires also add capacitance, so circuit delay depends on the balance of resistance and capacitance. The DDR-PHY has less metal area per routing width than the 18A core fields, while remaining above N3E. [30] Area = height × (top CD + bottom CD) / 2, including liners. Area/pitch normalizes by routing width. Taper is the symmetric sidewall angle from vertical, with the largest angle belonging to the DDR-PHY. Compute tile The measurements show how ribbon dimensions and gate-stack geometry vary across the compute tile and between NMOS and PMOS to balance channel drive, gate load and the space needed for the dielectric/WFM stack across logic, SRAM and the DDR-PHY. Width mainly changes available channel perimeter; thickness also changes electrostatic control and carrier confinement. Gate-stack thickness then determines the space left for low-resistivity fill P-core and LP E-core logic Both the P-core and LP E-core use multiple nanosheet widths. Widths are measured on high-magnification XTEMs while wider-field images demonstrate additional width choices within the LP E-core. Multiple widths are expected even within an LP E-core. Timing-critical paths, buffers and cells with different fanout need different drive strengths. The lower-magnification fields show this width diversity beyond the sites quantified in the table. L2 and L3 SRAM GAA gives SRAM designers another way to balance the pull-up (PU), pass-gate (PG), and pull-down (PD) transistors. FinFET bitcells set device strength through fin count while GAA adds nanosheet width as a sizing knob. In a 6T SRAM cell, a strong pull-down relative to the pass-gate limits read disturbance, while a strong pass-gate relative to the pull-up improves writability. During a write, the pass-gate and write driver pull the node storing “1” below the inverter trip point. During a read, the pull-down holds the node storing “0” low. Bias, threshold voltage, mismatch and assist circuitry set the remaining margin. FinFET high-current cells commonly use a PU:PG:PD fin-count pattern of 1:2:2, a device-sizing ratio rather than a current ratio. Ribbon width lets Intel balance SRAM strengths without adding whole fins. The L2 cell uses its narrowest ribbons for PU and widest for PD, improving writability and read stability respectively. Intel’s disclosed HCC operates without assist; its denser HDC uses negative-bitline write assist. Pulling the selected bitline briefly below ground increases pass-gate overdrive so it can overpower the pull-up at lower supply voltage. That buys density and low voltage writability at the cost of boosting circuitry, switching energy, and additional voltage stress that must be controlled. [31], [32] Four rectangular ribbons give the perimeter = 8 × (width + thickness), before corner rounding. PG/PU is 1.49 and PD/PG is 1.16. The L3 structures closely resemble L2 in layout and cell height. Fewer L3 nanosheet widths are tabulated because fewer high-magnification images were available. DDR PHY The DDR-PHY trades density for controlled analog behavior and reliable off-chip signaling. It contains drivers, receivers, delay circuits, and calibration logic that set drive strength, sampling time, and voltage margin. Repeated four-sheet devices with similar widths fit the use of regular transistor units for matching and programmable drive. Its wider local wiring provides room for current delivery and separation of sensitive signals, while consuming more area than a dense core-logic grid. The layout serves the memory channel’s electrical requirements as well as digital logic density. [33] The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page. Intel 3 GPU devices Vector engine logic Intel 3’s XVE logic uses two-fin PMOS and NMOS devices with power rails in M0. Its cell height and M0 pitch give a seven-track geometry, two tracks more than the 18A logic. One-fin groups also appear among the two-fin devices. Intel 3 L2 SRAM The Intel 3 L2 SRAM uses the familiar HCC sizing pattern: one PU fin, two PG fins, and two PD fins. N3E GPU devices Vector engine logic The N3E XVE field contains repeated two-fin devices with seven-track cell geometry. N3E remains a FinFET process, giving Panther Lake a direct FinFET-to-RibbonFET comparison. N3E L2 SRAM The N3E L2 SRAM uses the same PU:PG:PD fin-count pattern of 1:2:2. Panther Lake-U follows Lunar Lake’s floorplan quite closely. Both pair 4 P-cores with 4 LP E-cores and NPU, media and display engines in similar locations. Lunar Lake also uses Xe2, the direct predecessor to Panther Lake’s Xe3 GPU. This makes Lunar Lake the most direct basis for our comparisons. Arrow Lake differs in core count and uses the older Xe-LPG GPU architecture, so we only use it where it offers a more direct component-level comparison. Compute tile Panther Lake compute-tile floorplans remain sparse even months after launch. Intel 18A’s backside metal and dielectric stack must be removed without damaging the underlying structures before a clean transistor-level floorplan can be imaged. Most published die shots hide or heavily process the background, but we are quite proud of the die shot we achieved and are excited to show the work we have done. We measured the areas of the key components on the compute tile and compared them with their Lunar Lake predecessors on TSMC N3B. These help us to capture changes in block area and compare the two chips across process nodes and designs. Our total tile areas exclude the scribe-line area. The compute-plus-GPU subtotal below uses the PTL-U compute tile and GT1 GPU; it excludes the I/O tile and passive base. Individual block areas use the boundaries marked on the floorplans The compute-plus-GPU row is recomputed from the displayed PTL-U and GT1 areas. Component rows use their stated per-region counts and are not an additive partition of the whole tile. The P-core area remains almost unchanged between Lunar Lake and Panther Lake, despite L2 capacity increasing from 2.5 MiB to 3 MiB. Arrow Lake uses the same Lion Cove core as Lunar Lake but also has a 3 MiB L2. Cougar Cove fits 20% more L2 into the same P-core area. The larger private cache keeps more of each core’s working set close to its execution units, reducing access to shared L3 and DRAM. Extra capacity adds storage leakage and lookup energy, so designers balance it against avoided lower-level accesses. The shared P-core L3 cache also shrank by 14.8%. [2] Cougar Cove combines a similar footprint with Intel’s reported power-efficiency improvements. RibbonFET’s tighter channel control reduces leakage, while PowerVia reduces supply droop and allows tighter voltage guardbands. [1] Darkmont’s four-core LP E-core cluster is 5.0% smaller than Skymont’s on Lunar Lake, with most of the reduction in its L2 regions. The 1 MiB region shrank by 8.4% and the 1.5 MiB region by 14.9%. The tag arrays also use one fewer visible row. Tags identify which memory addresses the data array holds, so rearranging them changes the cache’s layout and wiring without requiring less data capacity. [2] The LP E-cores share one L2. This pools capacity and avoids duplicating all the cache machinery, but the four cores contend for its banks and bandwidth. Their separate cluster also keeps light work away from the performance cluster and its L3, allowing that larger domain to sleep. [1], [2] Cache area includes more than the storage cells. Tags identify each line, decoders select rows, sense amplifiers read the small bitline signal, and wires connect to the banks. Splitting an array into smaller sections shortens wordlines and bitlines, improving access speed, but duplicates peripheral circuits. Panther Lake’s smaller cache regions therefore reflect the complete memory implementation, including how much of each region is devoted to storage. [34] Unlike Meteor Lake and Arrow Lake, Panther Lake has no separate SoC tile. The NPU, LP E-cores, memory controllers, PHYs, media and display engines now share the compute tile. This removes an active die and keeps CPU memory traffic on one die. The cost is moving PHY and I/O-related circuitry onto 18A: drivers, receivers and analog circuits must still meet external voltage, loading and signal-integrity requirements, so their area does not shrink like dense digital logic. [1], [2] The biggest shrink comes from the NPU, which occupies 36.9% less area. NPU 5 consolidates the same total INT8 MAC count into half as many neural compute engines. Each of the three NCEs has a larger MAC array to make the complete NCE envelope 22.6% larger than an NPU 4 engine. Consolidation also halves the number of scratchpads and SHAVE DSPs, from 12 to 6. The MAC array handles matrix multiplication and convolution, while SHAVE executes vector and custom operations that fit the array poorly. [1], [2], [35] The paired floorplans identify each NCE envelope and its scratchpad, MAC, and SHAVE regions. Each measured MAC polygon is counted once per NCE in the area accounting below. The scratchpads store weights, activations, and intermediate results near the MAC arrays, allowing repeated use without fetching them again from DRAM. Halving their number delivers the largest measured area saving but leaves less local storage for the same total MAC count. Layers that no longer fit locally require smaller working tiles or more transfers of intermediate data. The benefit depends on keeping the enlarged arrays busy while managing that tighter storage budget. [36] NPU 5 also adds native FP8. Using half the operand width of FP16 reduces storage and transfer demand, helping workloads fit the smaller local memory budget. Lower precision and format-dependent range make scaling and model validation part of deployment. Hardware activation functions further reduce work that would otherwise occupy the programmable DSPs. [1], [2] Microsoft requires an NPU to deliver at least 40 TOPS for Copilot+ PCs. Both Lunar Lake and Panther Lake meet this threshold, but Panther Lake uses significantly less silicon. GPU tiles Panther Lake is Intel’s first product with Xe3, its latest GPU architecture. It offers two different GPU tiles: a smaller GT1 tile with 4 Xe3 cores on Intel 3 and a larger GT2 tile with 12 Xe3 cores on TSMC N3E. Panther Lake allows us to compare the same GPU architecture across both Intel 3 and TSMC N3E. Wildcat Lake adds a third Xe3 implementation on Intel 18A. A future newsletter will detail Xe3 and its implementation differences across all three process nodes. GT2 scales Xe3 to a different physical layout, with render slices arranged vertically instead of GT1’s horizontal arrangement. Slice placement sets the distances to shared cache banks and the D2D interface. Those wires consume area and add delay, so scaling the number of Xe cores also requires a new balance of cache placement, routing and timing. [1] What’s immediately obvious is that the GT2 tile on TSMC N3E has much smaller Xe cores than GT1. These block areas include logic, caches, and routing. An Xe core on the GT1 tile is ~69% larger than one on Lunar Lake, and ~55% larger than one on GT2. Intel 3 therefore uses substantially more area per Xe core. The block-area gap exceeds the measured logic and SRAM density gaps, bringing routing, timing targets, cell mix, and floorplan allocation into the comparison. The measured vector/matrix engine region is almost unchanged between Lunar Lake and Panther Lake’s GT2 tile. Xe3 retains eight 512-bit vector engines and eight 2048-bit XMX engines per core. Its gains also come from feeding those engines more effectively: more resident threads hide stalls, and variable register allocation lets shaders trade registers per thread against the number of threads kept active. [1] The shared L1/SLM capacity increased by 33% from 192 KiB to 256 KiB, while its area increased only 5%, raising effective density by 27%. L1 retains reused cache lines, while software-managed SLM lets a thread group share data locally. Both reduce traffic to more distant memory. Allocating more SLM per group can also limit how many groups reside on a core at once. [1], [37] The GT1 tile carries 4 MiB of L2 against 16 MiB on the GT2 tile. GT1 divides its L2 cache into four 1 MiB banks, while GT2 uses eight 2 MiB banks. Each bank contains 128 macros, but each N3E macro stores 16 KiB, twice the Intel 3 macro’s 8 KiB capacity. The N3E macro is only 54% larger while holding twice as many bits, giving it 30% higher density: ~23.7 Mbit/mm² versus 18.3 Mbit/mm². Including bank-level circuitry, the gap widens to ~16.9 Mbit/mm² on GT2 versus ~10.4 Mbit/mm² on GT1. GT2 gains density with its macros storing more bits per unit area, and those macros occupy more of each cache bank. Larger macros spread decoder and sense-amplifier overhead across more storage, while a more compact bank layout reduces the share spent on control and routing. The compromise is longer wordlines and bitlines that carry more capacitance. [34] I/O tile Panther Lake uses two I/O tile variants, both fabricated on TSMC N6. The smaller one provides 4 PCIe 5.0 and 8 PCIe 4.0 lanes and serves lower-tier systems as well as those without a discrete GPU, while the larger one adds 8 PCIe 5.0 lanes, bringing the total to 20 lanes, for discrete-GPU connectivity. Panther Lake SKUs with the larger 10- or 12-Xe GPUs use the smaller I/O tile. [38] The smaller I/O tile adds a PCIe 4.0 block and a Thunderbolt block to Lunar Lake’s I/O layout, providing four additional PCIe 4.0 lanes and another Thunderbolt 4 port. Its repeated N6 blocks retain nearly identical areas and layouts. Reusing these proven PHYs and controllers avoids porting and requalifying external interfaces on 18A, where faster digital logic offers less benefit to circuits constrained by the off-chip link. [38] SemiAnalysis’s teardown lab (STEEL) dives deep into the world’s advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. We’re hiring technical experts from system to transistor and everywhere in between. Check out our Careers page. Panther Lake offers scalability and modularity through its disaggregated packaging that partition compute, GPU, and I/O silicon into separate tiles allowing for a suite of tile configurations. This partitioning makes the package part of Intel’s node economics as it determines how much leading-edge wafer area each product consumes, which functions can remain on other processes, and how much configuration freedom Intel can offer from a shared set of tiles. Furthermore, fabricating the compute and GPU tiles separately confines the new 18A process to the compute tile and allows graphics and I/O to use other, more established, and more cost-effective processes. For Panther Lake, the GPU and I/O tiles are assembled alongside the compute tile on a passive silicon base using Foveros-S. Intel’s current technology brief lists a nominal 36 µm pitch for Foveros-S. Through-silicon vias (TSVs) in the base connect the fine wiring above to the larger package connections below. The functional tiles sit side by side on that passive base in a 2.5D configuration. [39] Our cross-section through the compute and GPU tiles shows the package’s wiring hierarchy. Microbumps connect each active tile to the passive silicon base; its fine redistribution layer (RDL) carries the short, dense tile-to-tile links. TSVs carry connections through the base to the package substrate, which fans them out to the much coarser motherboard solder joints. The base supplies interconnect, while computation remains in the active tiles above it. [39] At the compute-tile edge, the higher-magnification inset shows a local microbump spacing of approximately 25.24 µm and a feature width of 12.33 µm. These local spacings are finer than Intel’s nominal Foveros-S value. The X-ray fields further confirm tighter neighboring bumps, consistent across every die-to-die area found on each tile. Additional X-ray analysis is offered after the paywall. Putting the memory controller beside the CPU removes the D2D transfer that CPU memory requests required in Meteor Lake and Arrow Lake. This avoids the extra transmitter, receiver, and link traversal, saving interface energy and latency. Panther Lake’s separate GPU still crosses a D2D link to reach DRAM, so its larger local caches also help contain package traffic. [1], [40] Smaller dies are less likely to contain a random fatal defect, and screening them before assembly prevents one bad tile from consuming a complete package of good silicon. Reuse also spreads design and qualification work across more products. Against those gains, Intel pays for the passive base, D2D circuits, extra bonding and test steps, and losses during assembly. Cost per working product across the portfolio captures the combined effect of wafer yield, reuse, test, and assembly. [29] Wildcat Lake packaging Intel launched Core Series 3, formerly Wildcat Lake, on 16 April 2026 for value mobile and edge systems. Wildcat Lake keeps 18A but removes the passive base and combines more functions on one die to simplify the package. The two products therefore reveal two distinct ways to commercialize the same leading-edge process. [41] Wildcat Lake’s 18A die combines up to two Cougar Cove P-cores, four Darkmont LP E-cores, two Xe3 cores and a smaller NPU. A separate platform-controller die supplies I/O, connected through UCIe, Intel’s first processor implementation of the standard. Consolidating graphics remove a tile boundary and the passive base, reducing assembly complexity for a modest-bandwidth value product. It also ties CPU and graphics scaling to the same die, giving up Panther Lake’s ability to swap in a much larger GPU. [42], [43] In July 2021, Intel CEO Pat Gelsinger set out an ambitious process roadmap aimed at regaining performance leadership by 2025, later described as five nodes in four years. Five years and one CEO later, Intel’s comeback story is not as unambiguously positive as Pat may have hoped. [44], [45] Intel once set the pace for process technology, bringing high-k metal gate technology and FinFETs into volume production years ahead of the rest of the industry. Its 22 nm FinFET process reached consumers with Ivy Bridge in 2012. [46] Intel’s integrated device manufacturing (IDM) model allowed its architects and process engineers to co-optimize products and processes. Starting with Sandy Bridge, Intel dominated x86, while AMD struggled with Bulldozer. That lead faltered at 14 nm and broke at 10 nm. Intel targeted a massive 2.7× density increase, but the node arrived years late and required several revisions before it could support Intel’s full lineup. This delay forced Intel to stretch 14 nm across six generations, while TSMC moved ahead in process technology and AMD recovered in x86. By 2019, Intel was still shipping 14 nm across most of its product stack, with its 10 nm client ramp focused on Ice Lake mobile processors. Meanwhile, TSMC was shipping N7 and N7+, and AMD’s Zen 2 compute chiplets used N7 to raise core counts and improve efficiency. Intel’s process failures were central to its decline, but unsound business decisions furthered their downward slide. Product delays compounded product mistakes, pushing client, server, and FPGA roadmaps off schedule. Several attempts to enter AI (Nervana and Gaudi) and networking (Tofino) also failed to establish lasting businesses. Intel’s recovery has focused on consumer CPUs and advanced packaging. Tiger Lake, Alder Lake, Lunar Lake and now Panther Lake have restored Intel’s consumer roadmap. On the process side, Intel 4 shipped with Meteor Lake, Intel 3 with Granite Rapids and Sierra Forest, and Intel 18A with Panther Lake. Intel has also made advanced packaging part of its foundry offering. However, Intel is still playing catch-up in servers. Several Xeon generations arrived years late and trailed contemporary AMD and Arm server CPUs in performance, efficiency, and core count. The process roadmap is back, but Intel does not hold the same process-technology leadership position it held prior to 10 nm. The introduction of gate-all-around nanosheets and backside power delivery are two of the biggest changes to transistor integration in a decade. Intel took on both changes at once: 18A paired its first RibbonFET with PowerVia in Panther Lake. Panther Lake is a substantial manufacturing milestone. Our cross-sections show how RibbonFET and PowerVia reshape local contacts and wiring, while the floorplans show where architectural consolidation and process choices save area. A sustained competitive lead depends on product performance, cost, yield, and the next implementation. The SemiAnalysis STEEL teardown lab breaks down advanced datacenter and AI hardware. To learn more about our pipeline or to commission a teardown, contact sales@semianalysis.com. WE’RE HIRING: Architecture, floorplan, packaging, manufacturing, and labs experts. Opportunities from system to transistor and everywhere in between. Check out our Careers page.. [1] Intel, “Intel Tech Tour 2025 Panther Lake recap,” Doc. 866361, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/866361/ITT_2025_Panther_Lake_Recap1.pdf [2] Intel, “Core Ultra processors Series 3 datasheet, volume 1,” Doc. 872188-001, Jan. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/872188/872188-001.pdf [3] N. Horiguchi and E. Beyne, “Backside power delivery: How to power chips from the backside,” imec Reading Room, Nov. 25, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/how-power-chips-backside [4] W. Hafez et al., “Intel PowerVia technology: Backside power delivery for high density and high-performance computing,” in Proc. IEEE Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2023, pp. 1–2, doi: 10.23919/vlsitechnologyandcir57934.2023.10185208. [5] K. Fischer et al., “Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing,” in Proc. Symp. VLSI Technol. Circuits, Kyoto, Japan, Jun. 2025, pp. 1–3, doi: 10.23919/vlsitechnologyandcir65189.2025.11075006. [6] K.-F. Cheng, C.-L. Teng, H.-Y. Huang, and H.-C. Chen, “Metal oxide composite as etch stop layer,” U.S. Patent 12 176 247 B2, Dec. 24, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12176247B2/en [7] S. W. King, “Dielectric barrier, etch stop, and metal capping materials for state of the art and beyond metal interconnects,” ECS J. Solid State Sci. Technol., vol. 4, no. 1, pp. N3029–N3047, 2015, doi: 10.1149/2.0051501jss. [8] A. V. Mule’, D. J. Towner, D. Seghete, C. R. Ryder, and A. A. Gonzalez, “Multi-layer etch stop layers for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20220102343 A1, Mar. 31, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20220102343A1/en [9] C.-C. Wang and J. H. Wang, “Interconnect structure with dielectric cap layer and etch stop layer stack,” U.S. Patent Appl. 20230253247 A1, Aug. 10, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20230253247A1/en [10] Y. J. Wu, K.-F. Cheng, C.-C. Lee, H.-K. Chang, and H.-Y. Huang, “Etch stop layer for interconnect structures,” U.S. Patent Appl. 20240332070 A1, Oct. 3, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240332070A1/en [11] M. G. Rainville, N. Shankar, K. S. Reddy, and D. M. Hausmann, “Deposition of aluminum oxide etch stop layers,” U.S. Patent Appl. 20180197770 A1, Jul. 12, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20180197770 [12] J. S. Leib et al., “Conductive lines having molybdenum liner and tungsten fill for advanced integrated circuit structure fabrication,” U.S. Patent Appl. 20240429126 A1, Dec. 26, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.justia.com/patent/20240429126 [13] M. Naik, “Cobalt enables power and performance scaling at single-digit logic nodes,” Applied Materials, Dec. 17, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://www.appliedmaterials.com/us/en/blog/blog-posts/cobalt-enables-power-and-performance-scaling-at-single-digit-logic-nodes.html [14] Lam Research, “Breaking through AI’s invisible barrier with molybdenum,” Lam Research Newsroom, May 6, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://newsroom.lamresearch.com/molybdenum-metallization-ai-revolution [15] P. Yashar, G. Malyavanatham, and H. Vijwani, “Integrated circuit interconnect structures with niobium barrier materials,” U.S. Patent Appl. 20240112951 A1, Apr. 4, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20240112951A1/en [16] Applied Materials, “Applied Materials unveils chip wiring innovations for more energy-efficient computing,” Applied Materials Investor Relations, Jul. 8, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://ir.appliedmaterials.com/news-releases/news-release-details/applied-materials-unveils-chip-wiring-innovations-more-energy [17] Samsung, “Samsung showcases AI-era vision and latest foundry technologies at SFF 2024,” Samsung Semiconductor, Jun. 13, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://semiconductor.samsung.com/news-events/news/samsung-showcases-ai-era-vision-and-latest-foundry-technologies-at-sff-2024/ [18] C. W. Yeung et al., “Channel geometry impact and narrow sheet effect of stacked nanosheet,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2018, pp. 28.6.1–28.6.4, doi: 10.1109/iedm.2018.8614608. [19] S. Mochizuki et al., “Evaluation of (110) versus (001) channel orientation for improved nFET/pFET device performance trade-off in gate-all-around nanosheet technology,” in Proc. Int. Electron Devices Meeting (IEDM), Dec. 2023, pp. 1–4, doi: 10.1109/iedm45741.2023.10413854. [20] D. G. Ouellette et al., “Fabrication of gate-all-around integrated circuit structures having molybdenum nitride metal gates and gate dielectrics with a dipole layer,” U.S. Patent 12 051 698 B2, Jul. 30, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US12051698B2/en [21] imec, “Advancing the CFET-based device roadmap with novel integration modules and standard-cell architectures,” imec, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/advancing-cfet-based-device-roadmap-novel-integration-modules-and-standard-cell [22] A. Reznicek, X. Miao, C. Lee, and J. Zhang, “Wrap around contact for nanosheet source drain epitaxy,” U.S. Patent 11 302 813 B2, Apr. 12, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US11302813B2/en [23] J. A. Kittl, J. G. Hong, D. R. Palle, and M. S. Rodder, “Methods for varied strain on nano-scale field effect transistor devices,” U.S. Patent 9 978 833 B2, May 22, 2018. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9978833B2/en [24] S. Gandikota et al., “Method of reducing metal gate resistance for next generation NMOS device application,” Int. Patent Appl. WO 2024/137272 A1, Jun. 27, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/WO2024137272A1/en [25] J. Zhang et al., “Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications,” in Proc. IEEE Int. Electron Devices Meeting (IEDM), Dec. 2019, pp. 11.6.1–11.6.4, doi: 10.1109/iedm19573.2019.8993490. [26] C. Yoo, J. Chang, Y. Seon, H. Kim, and J. Jeon, “Analysis of self-heating effects in multi-nanosheet FET considering bottom isolation and package options,” IEEE Trans. Electron Devices, vol. 69, no. 3, pp. 1524–1531, Mar. 2022, doi: 10.1109/ted.2022.3141327. [27] S. S. Pradhan, D. B. Bergstrom, J.-S. Chun, and J. Chiu, “Tungsten gates for non-planar transistors,” European Patent Appl. EP 3 506 367 A1, Jul. 3, 2019. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/EP3506367A1/en [28] L. Schloss and X. Ba, “Tungsten films having low fluorine content,” U.S. Patent 9 754 824 B2, Sep. 5, 2017. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US9754824B2/en [29] Intel Foundry, “Accelerating AI and HPC with advanced process and packaging technologies,” Doc. 367370-001US, Jun. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-11/intel-foundry-hpc-ai-brief.pdf [30] M. Lofrano, X. Chang, H. Oprins, and Z. Tokei, “Mitigating the thermal bottleneck in advanced interconnects,” imec, Sep. 28, 2023. Accessed: Sep. 14, 2026. [Online]. Available: https://www.imec-int.com/en/articles/mitigating-thermal-bottleneck-advanced-interconnects [31] S. Bair, “Intel at ISSCC 2025: Navid Shahriari invited talk, eight papers, forums, panelist & product details,” Intel Community, Feb. 19, 2025. Accessed: Sep. 14, 2026. [Online]. Available: https://community.intel.com/t5/Blogs/Tech-Innovation/Edge-5G/Intel-at-ISSCC-2025-Navid-Shahriari-Invited-Talk-Eight-Papers/post/1667592 [32] D. Chandra, E. Potladhurthi, D. R. S. Reddy, and K. S. Rengarajan, “Tunable negative bitline write assist and boost attenuation circuit,” U.S. Patent Appl. 20160203857 A1, Jul. 14, 2016. Accessed: Sep. 14, 2026. [Online]. Available: https://patents.google.com/patent/US20160203857A1/en [33] Synopsys, “Advantages of firmware-based training in high-speed DDR IP,” Synopsys IP Technical Bulletin. Accessed: Sep. 14, 2026. [Online]. Available: https://www.synopsys.com/articles/firmware-based-training-ddr-ip.html [34] N. Muralimanohar, R. Balasubramonian, and N. P. Jouppi, “CACTI 6.0: A tool to understand large caches,” Hewlett-Packard Laboratories, 2009. Accessed: Sep. 14, 2026. [Online]. Available: https://users.cs.utah.edu/~rajeev/cacti6/cacti6-tr.pdf [35] Intel, “Intel Tech Tour 2024 Lunar Lake AI hardware accelerators,” Doc. 824436, 2024. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/824436/2024_Intel_Tech%20Tour%20TW_Lunar%20Lake%20AI%20Hardware%20Accelerators.pdf [36] Y.-H. Chen, J. Emer, and V. Sze, “Eyeriss: A spatial architecture for energy-efficient dataflow for convolutional neural networks,” in Proc. 43rd ACM/IEEE Annu. Int. Symp. Comput. Archit. (ISCA), Jun. 2016, pp. 367–379, doi: 10.1109/isca.2016.40. [37] Intel, “Introduction to the Xe-HPG architecture,” Doc. 758306, Nov. 4, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/developer/articles/technical/introduction-to-the-xe-hpg-architecture.html [38] Intel, “Core Ultra processors Series 3 for the edge,” Doc. 855291. Accessed: Sep. 14, 2026. [Online]. Available: https://cdrdv2-public.intel.com/855291/Intel%C2%AE%20Core%E2%84%A2%20Ultra%20Processors%20Series%203%20for%20Edge%20Overview_2.pdf [39] Intel Foundry, “Foveros technology brief,” Doc. 366411-001US, Feb. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2025-07/foveros-25d-product-brief.pdf [40] D. Das Sharma, “UCIe: Building an open chiplet ecosystem,” UCIe Consortium, 2022. Accessed: Sep. 14, 2026. [Online]. Available: https://www.uciexpress.org/_files/ugd/0c1418_c5970a68ab214ffc97fab16d11581449.pdf [41] Intel, “Intel launches Intel Core Series 3 processors,” Intel Newsroom, Apr. 16, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-launches-intel-core-series-3-processors-changing-the-game-for-everyday-computing.html [42] Intel, “Core Series 3 launch press deck,” Apr. 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://download.intel.com/newsroom/2026/Intel-Core-Series-3/Intel-Core-Series-3-Launch-Press-Deck.pdf [43] Intel, “Intel outlines architectures for agentic AI at Hot Chips 2026,” Intel Newsroom, Aug. 24, 2026. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intel.com/content/www/us/en/newsroom/news/client-computing/intel-outlines-architectures-for-agentic-ai-at-hot-chips-2026.html [44] Intel, “Intel accelerates process and packaging innovations,” Intel Investor Relations, Jul. 26, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/filings-reports/all-sec-filings/content/0001193125-21-224438/d199788dex991.htm [45] Intel, “Intel reports third-quarter 2021 financial results,” Intel Investor Relations, Oct. 21, 2021. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/1505/intel-reports-third-quarter-2021-financial-results [46] Intel, “3rd generation Intel Core processors bring exciting new experiences and fun to the PC,” Intel Investor Relations, Apr. 23, 2012. Accessed: Sep. 14, 2026. [Online]. Available: https://www.intc.com/news-events/press-releases/detail/577/3rd-generation-intel-core-processors-bring-exciting
Reception supports EPHC health care scholarship
The Eastern Plumas Health Care Foundation invites the community to gather for an afternoon reception on Saturday, Nov. 14, featuring locally inspired hors
Science in action: Grand Teton Council invites community to annual STEM-A-RAMA event
IDAHO FALLS — The Grand Teton Council of Scouting America (formerly the Boy Scouts of America) invites community members to a free annual event to see science in action and get hands-on with STEM careers this Saturday. Since 2019, the annual STEM-A-RAMA event has brought numerous organizations together in one location, allowing local youth to […]
Public invited to Lifestyle Medicine at Work
The South Carolina Healthy Business Coalition’s Fall Seminar Series will explore how Lifestyle Medicine can support prevention, workforce wellbeing, and healthier workplace cultures.
Double Your Impact! Support First-Generation Scholars in the Profession -
Double Your Impact! Support First-Generation Scholars in the Profession September 28 – October 4, 2026 Donate Now! From September 28th to October 4th, we invite you to join us in an extraordinary opportunity to make [...]
Bladen Small Business Center to host “Funding Toolbox” Small Business RoundTable
Small business owners and aspiring entrepreneurs are invited to attend the September Small Business RoundTable at Bladen Community College, featuring a practical discussion on one of the most important challenges facing entrepreneurs: finding the right funding for a business.The September RoundTable, “The Funding Toolbox,” will be held Monday, Sept.28, from 5:30–7 p.m. in Building 14, Room 135, at Bladen Community College.Sponsored by the Bladen Community College Small Business Center (SBC) and the Elizabethtown-White Lake Area Chamber of Commerce, the event will bring together experts familiar with the Small Business Center and SSBCI programs to help participants better understand the funding resources available to entrepreneurs and small businesses.Rather than focusing on one type of financing, “The Funding Toolbox” will explore a variety of funding tools and resources that may be available depending on a business's stage, needs and goals. Participants will have an opportunity to learn about available programs, how they work, what lenders and funding organizations look for, and how business owners can prepare to seek financing.Topics will include:Funding options for startups and existing businessesLoans and other financing resourcesSSBCI-supported funding opportunitiesHow to determine which funding option may fit your businessWhat lenders and funding organizations look forPreparing financial information and documentationResources available to help businesses become funding-ready“The Funding Toolbox” is designed for both aspiring entrepreneurs and established small business owners who are considering starting, expanding or investing in their businesses.The Small Business RoundTable provides an informal setting where local entrepreneurs can learn, ask questions, share experiences and connect with business-resource partners. The program is part of the ongoing efforts of the Bladen Community College Small Business Center and the Elizabethtown-White Lake Area Chamber of Commerce to strengthen and support small businesses throughout the community.The September RoundTable is free and open to the public.For more information or to register, contact the Bladen Community College Small Business Center at 910-879-5572.Event DetailsWhat: Small Business RoundTable – The Funding ToolboxWhen: Monday, Sept.28, 2026 | 5:30–7 p.m.Where: Bladen Community College, Building 14, Room 135Cost: FreeSponsors: Bladen Community College Small Business Center and Elizabethtown-White Lake Area Chamber of Commerce
Bipartisan group of senators urge Trump to disinvite Putin from G-20
Top senators on the Armed Services and Foreign Relations committees argue the invitation legitimizes the Russian assault on Ukraine.
Why I invite the far left and right to my college debates
My peers deserved to engage with their views. What else is college for?
Keith Dagostino Grant Advances Business Education Through New Hofstra University Student Opportunity
Undergraduate Applicants Invited to Submit Essays Demonstrating Resilience, Leadership, and Business Career AmbitionsOyster Bay, New York--(Newsfile Corp. - September 24, 2026) - The Keith Dagostino Grant announces a one-time scholarship opportunity for undergraduate students at Hofstra University who are pursuing business-related studies or preparing for careers in business. The initiative recognizes students who demonstrate resilience, leadership, and a commitment to professional development..
Trump Invites Putin to Attend Group of 20 Summit in Miami
Many leaders are unlikely to welcome the Russian leader’s presence at the event because of his country’s war against Ukraine.
It's a Date: Youthclusive Posts Tryouts for 'The Prom'
Young Santa Barbara County performers, musicians, directors, designers, technicians, and crew members are invited to audition with Youthclusive Sept.
Science, Unleashed
Dogs hear things we miss. Cats spot things we don’t. Turns out, there’s some cool science behind it. This fall, Cox Science Center & Aquarium is giving families a chance to step inside the sensory world of their favorite four-legged companions with “Cats & Dogs,” a large-scale exhibition that blends science, behavior and culture. The
Community Health Planning Meeting coming up in Town of Richwood on Sept. 24
Town of Richwood Mayor Gerald Brown and Early Detection and Education Regional Manager at Mary Bird Perkins Cancer Center Myra Gatling-Akers joined Good Morning ArkLaMiss to invite community members and organizations to their Community Health Planning Meeting.
Community Health Planning Meeting coming up in Town of Richwood on Sept. 24
Town of Richwood Mayor Gerald Brown and Early Detection and Education Regional Manager at Mary Bird Perkins Cancer Center Myra Gatling-Akers joined Good Morning ArkLaMiss to invite community members and organizations to their Community Health Planning Meeting.
Community Health Planning Meeting coming up in Town of Richwood on Sept. 24
Town of Richwood Mayor Gerald Brown and Early Detection and Education Regional Manager at Mary Bird Perkins Cancer Center Myra Gatling-Akers joined Good Morning ArkLaMiss to invite community members and organizations to their Community Health Planning Meeting.
Seven Minutes Was All Newcastle Needed to Answer Their Critics
Five days ago, Alan Shearer called it embarrassing. Newcastle had just been taken apart 4-1 at Elland Road, undone by a Lewis Miley own goal and three more from a Leeds side that looked sharper, hungrier, and considerably better organized than the visitors. It was the kind of result that invites overreaction, and for a […]
Showcase your research at Science is Wonderful! 2027
Science is Wonderful! is the annual science fair organised by the Marie Skłodowska-Curie Actions (MSCA). It invites EU-funded researchers from around the world to come to Brussels and explain their work to children and youngsters. MSCA is calling on its fellows and alumni to apply and present their research project to over 4,000 pupils coming from all corners of Belgium to see science come alive. The 2027 edition will take place in Brussels, from 17 to 19 March 2027. Teams of researchers will showcase their work at booths through live experiments, interactive presentations, floor games, physical challenges, and many other
The Business Of Healthcare Is Oct. 1 Community Chatter Topic
Dr. Eric Fish, President & CEO of Schneck Medical Center, will lead the discussion on the Business of Healthcare when the monthly Community Chatter Series is held at Brownstown Methodist Church from 7-8 a.m. on Thursday, Oct. 1. The public is cordially invited to attend. Brownstown United Methodist Church is located at 110 N. Poplar […]
Banijay Entertainment Brings Back Romance with Nordisk Film TV’s Date Knight
Media and entertainment group, Banijay Entertainment, today unveils a brand-new dating reality format Date Knight. Produced by Nordisk Film TV, part of Banijay Nordic, for Danish public broadcaster DR, the format will join the group’s portfolio of new IP heading to MIPCOM. Date Knight invites singles to step into a spectacular romantasy world where epic […]
Big Discoveries Start Small: Enroll for 2027–2028 at Brooklyn Preschool of Science (sponsored) | Brooklyn Bridge Parents - News, Events and Family Services
Little hands. Big questions. A lifelong love of learning. At Brooklyn Preschool of Science, children’s natural curiosity starts an extraordinary early childhood experience. We are welcoming families for the 2027–2028 school year, and we invite you to tour our school and discover a place where your child can feel loved, build confidence, make friends, and find joy
Essentia Health hosting free Back-to-Basics Health Night in Moose Lake
Essentia Health invites the community to a free, family-friendly evening of health and wellness activities at its Moose Lake clinic and hospital.
This Week: Phone Bank for Transit, SF Politics, Transit Tales
Here is a list of events this week. Monday/today! Phone bank with SFBike to Save Transit. The San Francisco Bicycle Coalition is phone banking and connecting with voters, explaining how vital it is to pass the Regional Transit Measure this November. Join them to help make sure our regional transit survives and thrives. Monday/today, September 21, 5-7 p.m. San Francisco Bicycle Coalition Office, 1720 Market Street, S.F. Tuesday Historic Photo Exhibit Tour. Moving San Francisco is a collaboration between the SFMTA and San Francisco Arts Commission and is on view at City Hall through November 25. During this informal tour, they will take an in-depth look at selected photos from San Francisco transit history and learn more about the stories and people behind them. Tuesday, September 22, 5-7:45 p.m. North Light Court inside City Hall, One Dr. Carlton B. Goodlett Place, S.F. Tuesday San Francisco Bicycle Coalition Board Meeting. SF Bicycle Coalition members are invited to attend all board meetings. Tuesday, September 22, 6-8 p.m. Register for Zoom link. Tuesday SF Politics 101 with Joel Engardio. SF Politics 101 is a look at how local politics work and the history that shaped San Francisco—brought to life with visuals and narrative storytelling. Tuesday, September 22, 6-7:15 p.m. SPUR Urban Center, 654 Mission Street, S.F. Register to attend. Wednesday Transit Tales: A Storytelling Night. Join SPUR and Muni Diaries at Local Economy for an evening of true stories inspired by riding transit. From unexpected encounters and meet-cutes to funny mishaps and heartfelt moments, Transit Tales celebrates the experiences that make public transportation unforgettable. Wednesday, 5:30-7 p.m. Local Economy, 6028 College Ave, Oakland. Saturday Group Ride: Richmond BART to Point Pinole. Join Bike East Bay for a family-friendly, no-drop group ride to Point Pinole Regional Shoreline. Saturday, September 26, 10:30 a.m.-3 p.m. Starts at Richmond BART Plaza, 1600 Nevin Plaza, Richmond. Saturday Shipwreck Cove Opening. Come see Sunset Dunes’s newest playground. Saturday, September 26, 3 p.m., Sunset Dunes and Kirkham, S.F. Saturday 55 Wine Line Progressive. Ride between Horsies Market & Saloon, Bar Part Time and Ruby Wine on the 55 Dogpatch bus. Saturday, September 26. Three locations in Dogpatch. See SFMTA site for more details on locations and times. Got an event we should know about? Drop us a line.
Health Survey Ends Sept. 30th
Chaffee County Public Health is asking community members to participate in the 2026 Community Health Assessment. Residents are invited to complete a co
DOH-Charlotte Hosts Child Safety and Wellness Workshops - Florida Department of Health in Charlotte County
DOH-Charlotte invites residents to attend our free Child Safety and Wellness Workshops starting on October 13.
Holy Cross fosters civil discourse over contentious topics
The college's “Dialogue Dinners” invite students to engage in constructive discourse, led by a student facilitator, that begins with an acknowledgement that the conversation should start from a point of curiosity, not critique.
Free event celebrating Kettering Health Dayton's 100th anniversary
DAYTON, Ohio (WKEF) -- In celebration of Kettering Health Dayton's 100th anniversary, the community is invited to a free, family-friendly event.
Farm Office Live from Farm Science Review
COLUMBUS, Ohio — The Ohio State University Extension Farm Office Team invites producers to join us as we kick off the fall Farm Office Live...
DIALOGUE: NAMI Albany invites community to support mental health at NAMIWalks
Ngina Mandouma and Kelly Wesselman discussed their involvement with NAMI on Sunday’s Dialogue
DIALOGUE: NAMI Albany invites community to support mental health at NAMIWalks
One in five Americans live with a mental illness. The Albany chapter of the National Alliance on Mental Illness wants to remind the community that no one has to face it alone. Ngina Mandouma and Kelly Wesselman joined Sunday’s Dialogue to discuss their involvement with NAMI and to invite the community to support mental health for all through NAMIWalks.
DIALOGUE: NAMI Albany invites community to support mental health at NAMIWalks
One in five Americans live with a mental illness. The Albany chapter of the National Alliance on Mental Illness wants to remind the community that no one has to face it alone. Ngina Mandouma and Kelly Wesselman joined Sunday’s Dialogue to discuss their involvement with NAMI and to invite the community to support mental health for all through NAMIWalks.
DIALOGUE: NAMI Albany invites community to support mental health at NAMIWalks
One in five Americans live with a mental illness. The Albany chapter of the National Alliance on Mental Illness wants to remind the community that no one has to face it alone. Ngina Mandouma and Kelly Wesselman joined Sunday’s Dialogue to discuss their involvement with NAMI and to invite the community to support mental health for all through NAMIWalks.
DIALOGUE: NAMI Albany invites community to support mental health at NAMIWalks
One in five Americans live with a mental illness. The Albany chapter of the National Alliance on Mental Illness wants to remind the community that no one has to face it alone. Ngina Mandouma and Kelly Wesselman joined Sunday’s Dialogue to discuss their involvement with NAMI and to invite the community to support mental health for all through NAMIWalks.
Byron Donalds takes his testimony to Boca Raton
'We invite everyone to come and be part of this special Sunday service.'
Bodies - The Science Within
See, feel, and understand the human body like never before! BODIES – THE SCIENCE WITHIN invites visitors of all ages on a journey through real human specimens, carefully and respectfully preserved, uncovering the intricate systems that sustain life. This immersive experience reveals how our bodies work, what we are made of, and how we […]
Northampton Town FC trust to run health programme at Sixfields
Men aged between 30 and 70 are being invited to join the inclusive sessions.
Williamson County Performing Arts Center presents One Hit Wonderful!
Franklin – The Williamson County Performing Arts Center (WCPAC) at Academy Park and the Williamson County Parks and Recreation Department (WCPR) invite audiences to relive the soundtrack of a generation
The Tennessee Four brings Johnny Cash’s grandson and bandmates to Franklin
The Williamson County Performing Arts Center (WCPAC) at Academy Park and the Williamson County Parks and Recreation Department (WCPR) invite audiences to experience the music and legacy of Johnny Cash
Weekend Gardener: 2026 Texas A&M Department of Horticultural Sciences Field Day
Community members are invited to learn more about the research being done in the Texas A&M Department of Horticultural Sciences Department.
Amazon Just Lowered the Price on the Hard-To-Find Pokémon TCG 30th Anniversary ETBs, if You Can Believe It — Yet There Is Still a Big Catch to Consider
Amazon US is accepting invite requests for Pokémon TCG 30th Celebration ETBs at $84—roughly $96 below market resale value on TCGplayer.
Mid-America Science Museum to host STEM career fair for students
Mid-America Science Museum has invited local students in grades eighth to 10th to the third annual STEM Works career fair on Sept. 25 in the Hall of Wonder.
Montana State Offers Free Quantum Science Curriculum for Middle Schools
Montana State invites middle school educators to apply for free QuantumClub training, curriculum and supplies covering quantum science.
Seton Hall Students Invited to Compete in International Olympic Case S
Help shape the future of Olympic sport and compete for the opportunity to represent Seton Hall on the international stage.
Naperville-area students invited to enter science video contest
Naperville-area students in grades 6 to 12 are invited to submit videos for the “Science in a Snap" contest.
The Presidential Prayer Team
Each day, we invite you to join us in prayer for our national leaders. As mandated by 1 Timothy 2:1-2, we encourage prayer for those in positions of authority.
Final Call for 2026 Entries: 16th Annual Globee® Awards for Business Invite Workplace and Business Achievement Nominations Worldwide
The Globee® Awards announced the final call for 2026 entries for the 16th Annual Globee® Awards for Business, inviting organizations and professionals worldwide to nominate workplace and business achievements before the final entry deadline.
New $50 Polymarket invite code “CUSE” extended for MLB, Bills, and politics odds
The Polymarket promo code CUSE has been extended through this week for all markets—deposit $10, get a $50 bonus, and trade Mariners–Angels tonight.
San Jose Sharks Announce 48-Player Training Camp Roster
The San Jose Sharks are set to kick off their 2026 Training Camp on Thursday, and ahead of the annual event they announced which players have been invited to participate.
San Ramon Valley Science Olympiad Hosting Information Sessions
SRVUSD 4th and 5th graders are invited to sign up for the competition, with features a number of STEAM challenges.
NSF announces 3 additional topics as part of the NSF X-Labs initiative to pursue generational breakthrough science and technology efforts
NSF X-Labs invites proposals from teams working in AI for physical systems and announces two forthcoming topics...
Editorial: Apply time-tested wisdom to new challenges from AI
You don’t need AI to figure out why some big businesses invite government oversight. Over the last few days, leaders of major AI companies have expressed support for an industry-wide
Public invited to meet author at Oswego library
OSWEGO — Just in time for spooky season, author Savannah Stephens will visit the Oswego Public Library Oct. 3 from 1-2 p.m. to talk about her book, “Witch Queen Rising.”Step into gothic kingdoms, cursed forests, and haunted palaces where every bargain with magic demands blood, loyalty, or your soul. × This page requires Javascript. Javascript is required for you to be able to read premium content. Please enable it in your browser settings. kAm$E6A96?D :D 2 52C< 72?E2DJ 2FE9@C H9@ AC@F5=J 4C62E6D E96 C6AC6D6?E2E:@? D96 =24A=6I AC@E28@?:DED 2C6 H2CC:@CD[ BF66?D[ 2DD2DD:?D[ H:E496D[ 2?5 >@?DE6CD H9@ 2== 6>3@5J q=24< v:C= |28:4] w6C 8@2= :D ?@E @?=J E@ 8:G6 C6256CD 72?E2DE:4 H@C=5D E@ 6D42A6 :?E@[ 3FE =6DD@?D 2?5 E@@=D E@ DFCG:G6 E96 C62= @?6 H96? E96 A286D DE@A EFC?:?8]k^AmkAmw6C $@FE96C? v@E9:4 72?E2DJ 563FE[ “(:E49 "F66? #:D:?8[” H2D 2? p>2K@? t5:E@CD’ !:4< 7@C q6DE $4:\u: U2>Aj u2?E2DJ WpAC:= a_aeX]k^Am#placement_726068_0_i{width:100%;margin:0 auto;}var rnd = window.rnd || Math.floor(Math.random()*10e6);var pid726068 = window.pid726068 || rnd;var plc726068 = window.plc726068 || 0;var abkw = window.abkw || '';var absrc = 'https://ads.empowerlocal.co/adserve/;ID=181918;size=0x0;setID=726068;type=js;sw='+screen.width+';sh='+screen.height+';spr='+window.devicePixelRatio+';kw='+abkw+';pid='+pid726068+';place='+(plc726068++)+';rnd='+rnd+';click=CLICK_MACRO_PLACEHOLDER';var _absrc = absrc.split("type=js"); absrc = _absrc[0] + 'type=js;referrer=' + encodeURIComponent(document.location.href) + _absrc[1];document.write('');kAmq@@>F?:EJ C@@> @? E96 =@H6C =6G6= @7 E96 =:3C2CJ[ =@42E65 2E `a_ t] $64@?5 $E][ ~DH68@] %9:D AC@8C2> :D 7C66 2?5 @A6? E@ E96 AF3=:4]k^AmkAmu@C 2?J BF6DE:@?D[ 42== b`d\bc`\dgef @C 6>2:= k2 9C67lQ>2:=E@i@DH=:3o?4=D]@C8Qm@DH=:3o?4=D]@C8k^2m]k^Am googletag.cmd.push(function() { googletag.display('ad-2978731'); });
Starbucks Explores Majority Stake Sale in Japan Business at Potential $3 Billion Valuation
Starbucks (NASDAQ:SBUX) is considering selling a majority stake in its Japanese operations in a transaction that could value the business at approximately $3 billion, according to two people familiar with the matter. The company has invited several financial advisers to present options for the business and is open to relinquishing majority ownership, the sources told Reuters.
Mark your calendars: A Googlebook 'celebration' is happening next month
Google is reportedly sending out invites for an event where it will debut "the first laptop designed for Gemini Intelligence"
Proposed hotels push out small businesses in downtown Jackson
Some businesses may be invited back as developers seek to preserve limited first-floor commercial space in downtown Jackson Hole.
Brookside Gardens Children’s Day returns September 19 with free activities and live entertainment
WHEATON, Md. – Montgomery Parks invites families to experience the wonders of nature during Children’s Day at Brookside Gardens on Saturday, September 19, 2026, from 10 a.m. to 2 p.m. Sponsored by the Friends of Brookside Gardens, the free annual event offers hands-on activities and live entertainment designed to inspire children and their families. What: […]
What we know about Lenovo’s mysterious third Googlebook ahead of tomorrow’s NYC media event
Tomorrow morning in New York City, Google is finally taking the stage to pull back the curtain on Googlebook - well, for invited media, that is. Over the last few weeks, the leaks have been flowing...
Bodies - The Science Within
See, feel, and understand the human body like never before! BODIES – THE SCIENCE WITHIN invites visitors of all ages on a journey through real human specimens, carefully and respectfully preserved, uncovering the intricate systems that sustain life. This immersive experience reveals how our bodies work, what we are made of, and how we […]
T.J. Regional Health to host ‘Capes & Crowns’ Fundraiser for WHAS Crusade for Children
Superheroes and princesses are invited to suit up for a good cause this month as T.J. Regional Health’s Rehabilitation Services department hosts Capes & Crowns, a family fundraiser benefiting the WHAS Crusade for Children.
UW Health Kids Safety Fair returns to Rockford
Turning fun into a chance to learn, UW Health invites the public to its Kids Safety Fair next Saturday.
UW Health Kids Safety Fair returns to Rockford
Turning fun into a chance to learn, UW Health invites the public to its Kids Safety Fair next Saturday.
Bluefield University to host Health Pathways Recruitment Day
BLUEFIELD, VIRGINIA (WVNS) — Bluefield University invites high school students interested in entering the medical profession to come to its Health Pathways Recruitment Day. The event will be …
Business After Hours at Farmington Historical Society, Sept 17th
Franklin County Chamber invites you join them for Business After Hours at the Titcomb House, Academy Street. Farmington on Thursday, September 17th hosted by the Farmington Historical Society.
URI’s Graduate School of Oceanography to host Science Saturday
KINGSTON, R.I. – Sept. 11, 2026 – The public is invited to a family-friendly day on Saturday, Sept. 26 at the University of Rhode Island’s Narragansett Bay Campus, home of the Graduate School of Oceanography, Department of Ocean Engineering, and numerous other organizations, which together create a world-renowned community of coastal and ocean scientists, engineers, […]
Nevada County Public Health Hosts Free Community Baby Showers Sept. 16 and 22
Nevada County Public Health invites new and expectant parents to free Community Baby Shower events in Grass Valley and Truckee.
Bridge to Recovery Walk supports mental health and substance use recovery
Concord Hospital Health System (CHHS) invites community members to come together in support of individuals and families affected by mental health and substance use disorders at the annual Bridge to Recovery Walk, taking place Sunday, September 20 at Concord Hospital – Franklin. The approximately two-mile walk brings together people in recovery, their families and friends, […]
(BPRW) NASA Postdoctoral Program Seeks Early Career and Senior Scientists for Prestigious Fellowships at Its Locations Across the U.S.
(Black PR Wire) OAK RIDGE, Tenn.--(BUSINESS WIRE)-- NASA invites both early-career and senior scientists to explore fellowship opportunities in its postdoctoral program and share in NASA's mission to develop advancements in science, te...
Iranian VP Invites Regional Authorities to Form Islamic Political Bloc
TEHRAN (Tasnim) – Iran’s First Vice President Mohammad Reza Aref called on regional authorities to embrace rationality, free themselves from dependency and unite under the banner of Islam, proposing the formation of a powerful Islamic economic and political bloc.
Parade & politics: Was Constantino invited to Massena’s Labor Day parade or not?
There are two sides to the story, with union officials saying they are livid over the candidate’s participation, and Constantino’s campaign saying it was warmly welcomed.
Festivals of Aloha brings Aloha Friday to Queen Kaʻahumanu Center on Sept. 11
Festivals of Aloha continues its 2026 season with Aloha Friday at Queen Kaʻahumanu Center on Friday, Sept. 11, from 5 to 8 p.m. The free, family-friendly evening invites the community to kick off the weekend with live Hawaiian entertainment, cultural demonstrations and activities for the entire ʻohana.
Multi-generational business expertise: How legacies in local businesses find sustained success
Join us Sept. 29 for our third Power Breakfast of 2026 as business leaders share how they leverage decades of institutional wisdom. The Greater Fayetteville Business Journal invites you to join us for our third quarterly Power Breakfast, The Family Business Advantage: How Third-Generation Leaders Drive Longevity and Innovation, where business owners, executives and community leaders will come together to explore how multi-generational leadership creates lasting success. We are proud to welcome CEO of Holmes Security Systems, Stephen Wheeler; Director of Communications for Copiers Plus, Drew Smith; Inside Sales at Hubbard Supplyhouse, Mary Grace Hurley; and Managing Partner of Luigi’s Italian Chophouse & Bar, Nate Ernst, as our featured panelists. Representing the third generation of leadership within their family businesses, each brings a unique perspective on honoring decades of tradition while embracing new ideas, technologies and strategies that drive long-term growth. Together, with moderator Lauren Willets, Director of the Family Enterprise Center at UNC’s Kenan-Flagler Business School, they will share the challenges, opportunities and lessons learned from leading established organizations into the future.“Growing up in a family business gave me a unique perspective on what business can be. I saw the pride my grandfather and father took in knowing someone was a Copiers Plus customer, and the deep responsibility they felt to support our employees and the families who depended on the business. Seeing that sense of connection firsthand is what drew me to the business, and the legacy they built continues to drive me today. I’m excited to be part of the conversation about how family businesses can honor what previous generations built while continuing to grow and evolve for the future,” shared panelist Drew Smith. “We are so excited to welcome our panelists highlighting long-standing Fayetteville family businesses. This theme has certainly piqued the interest of the business community even beyond Fayetteville. I’m excited to pass the moderator baton over to Lauren Willets. With her background and expertise in the subject, she’s sure to unlock some great talking points and perspectives that will keep the conversation fresh and interesting to our guests. “We are so excited to welcome our panelists highlighting long-standing Fayetteville family businesses. This theme has certainly piqued the interest of the business community A third-generation family business is quite an impressive accomplishment, and we look forward to examining their secrets to a successful succession at this upcoming Power Breakfast!” shared Greater Fayetteville Business Journal Publisher Faith Hatton. Join us at the Cape Fear Botanical Garden for an inspiring morning of networking, thought-provoking discussion and actionable insights into the power of continuity, strategic evolution and visionary leadership. Whether your organization is family-owned or simply focused on creating a lasting legacy, you’ll leave with ideas that can strengthen your business for generations to come.To learn about becoming a Power Breakfast sponsor, contact the Greater Fayetteville Business Journal at 910.240.9697 or marketing@bizfayetteville.com. Tickets are on sale now. Reserve your seat by going to fayettevillepowerbreakfast.com.
Mission Historical Museum to Celebrate Día de los Muertos
The Mission Historical Museum will invite the community to celebrate culture, remembrance and tradition during its annual Día de los Muertos Folklife Festival on Saturday, Oct. 24, 2026.
Kathy Griffin reveals where she stands with Rosie O’Donnell after ‘Jimmy Kimmel Live’ mix-up
Kathy Griffin addressed where she stands with Rosie O’Donnell after she admitted she was ‘really hurt’ that she wasn’t invited to join her longtime friend on ‘Jimmy Kimmel Live.’
Kathy Griffin reveals where she stands on Rosie O’Donnell friendship after “Jimmy Kimmel Live ”mix-up (exclusive)
Griffin tells EW where she stands with O’Donnell after she said she wasn’t invited to be a guest on her longtime friend’s four-episode gig on Kimmel’s show.
Mamdani invites New Yorkers to sleep under the stars at the Unisphere in Flushing Meadows Park
There will be a family camping event at the Unisphere in Flushing Meadows Corona Park featuring nature games, s'mores and more.
ABC24 Memphis
ABC24 Memphis (WATN-TV) & CW30 News Right Now work to tell stories that matter to your family and stories that celebrate life in Memphis and the Mid-South. We invite you to subscribe to our channel and to visit us on our website, https://www.abc24.com. If you have questions or news tips you can always reach out to us at newsdesk@abc24.com. Thanks for watching!
Are you one of Virginia’s Best Places to Work?
Virginia Business and Best Companies Group invite companies to apply for the 17th annual Best Places to Work in Virginia program to boost culture and retention.