SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " lip " 2,484 found 🔀 AI-powered Shuffle
Dua Lipa shares new photos of second wedding with husband Callum Turner
One wedding is not enough for everyone's favorite celebrity travelers, Dua Lipa and Callum Turner.
Wilton Simpson continues adding to re-election war chest despite weak competition
The egg farmer from Trilby flipped FDACS from blue to red four years ago.
Gen Z Is Going To Love Commodore's New Minimalist Flip Phone
The Commodore Callback is a flip phone with messaging apps, a music play, and maps, but no social media, allowing users to escape distractions from reality.
Latino support for Trump shrinks, with business owners focused on economy
Some Latino Trump voters in southern Texas discuss buyer's remorse after helping flip the area red, with business owners concerned about the president's economy and immigration policies. NBC News' Valerie Castro reports ahead of the midterms.
Air Force base hit with flu outbreak sickening over 160
Presented by Philip Morris International{beacon} Health Care Health Care PRESENTED BY The Big Story Air Force base hit with flu outbreak sickening over 160 More than 160 troo…
Philips Hue debuts table & floor lamps with TV sync, new candle bulb
Philips Hue is expanding on its smart lighting catalog even further with new table and floor lamps, as well as...
"This Isn't Your Granny's Flip Phone" - Commodore Defends Its $500 Dumbphone
"Nobody could sell this device for less"
AI Slipped Into Your Business Tools. Three Questions Take It Back
AI just landed inside QuickBooks, HubSpot and the tools you already pay for. Here are three questions to ask before it acts on your money and your clients.
Philips Hue Adds Play Table Lamp, Floor Lamp, and New Candle Bulbs
Signify today announced two new Philips Hue devices to expand its Hue Entertainment lineup, debuting the Philips Hue Play Table Lamp and the Philips Hue Play Floor Lamp Large. There are also new candle bulbs. The two lamps are similar to the existing Signe Hue table and floor lamps, featuring a tall, linear design that casts light on a wall or surface behind the light.
A 2011 earthquake bounced a seismic wave off Earth’s core, nudging Japan east
The wave's round trip to Earth's core set off a fault slip along Japan's plate boundaries, revealing a seismic hazard scientists hadn't recognized.
Holy Crap, Vice City Looks Amazing In This New GTA 6 Clip
A short bit of in-game footage shows the incredible vastness of the upcoming game
Sennheiser Joins the Open Wireless Earbud Craze
If you're reading this in the United States, though, we have some bad news.
Unearthed clip exposes more anti-police rhetoric as El-Sayed gets grilled for deleting social media posts
Abdul El-Sayed, Michigan Democratic Senate candidate, accused state police of profiling in a 2018 speech despite scrubbing defund the police posts.
Commodore Unveils Linux Powered Flip Phone
Whatever happens with the new incarnation of the Commodore corporation, we’ll always remember the old one fondly. Well, we’ll remember certain of its products fondly, at any rate, if no…
Scientists solve millipede mystery, and find they beat vertebrates onto land by 80 million years
"It took 10 people over a week just to find this one tiny 10-millimeter adult."
Purdue flips touted offensive lineman Chase Clark from Oklahoma State
Chase Clark just knew that Purdue was his new home. The Chicago (Ill.) Mount Carmel three-star offensive lineman took an official visit to Purdue last weekend. He’s now flipped his pledge from Oklahoma State to Purdue. “The visit went great,” Clark said. “The coaches stood out, and also the players’ belief in Coach Crabtree, Coach […]
Tennessee football offers 2028 in-state offensive lineman
Tennessee offers a 2028 offensive lineman from Lipscomb Academy.
Philippe Pouletty: Turning Europe’s Life Science Startups Into World Leaders
The French investor and entrepreneur reveals how he is building biotech and medtech giants to compete with China and the U.S.
“This has never been seen before”: the mind-blowing discovery made by this deep-sea squid - Futura-Sciences
A Scene Never Seen The moment was caught by researchers using a remotely operated underwater vehicle (ROV) at approximately 13,450 feet (that’s about 4,100 meters) below the surface, in the Clarion-Clipperton Zone (CCZ) – a vast abyssal plain in the Pacific, now at the center of deep-sea mining ambitions. The...
Abby Phillip on suggestions Vance being an Iran fall guy: ‘where you at Marco Rubio?’
CMS proposes codifying, strengthening Medicare drug price negotiations
Presented by Philip Morris International{beacon} Health Care Health Care PRESENTED BY The Big Story Protect Our Care highlights adverse effects of GOP cuts on hospitalsDemocratic-…
First 'Super' Veterans Business Outreach Center opens in San Antonio
Texas has opened its first “Super” Veterans Business Outreach Center in San Antonio, launching a statewide effort to help veterans, service members, and military spouses start and grow businesses. Officials said the center will provide training, mentorship, and access to capital for 1.5 million veterans in the state.
Designing The Future 3: Inside The Ocean Expedition That Used Lasers To Discover 31 New Species
The Designing the Future 3 expedition used 3D laser scanning to study gelatinous deep-sea animals in their natural habitat, building a new blueprint for how we document ocean life.
Philips Foundation 2025 Annual Report: enabling access to healthcare for 69 million people by scaling what works
Philips Foundation’s 2025 Annual Report shows progress toward reaching 100 million people a year by 2030, with 69 million people gaining access to healthcare in 2025.
Commodore’s newest gadget is a flip phone that blocks social media and browsers
Commodore's Call Back 8020 is a phone “where the customer is not the product."
The Commodore Callback 8020 Is a Digital Detox Phone That Isn’t Dumb
With a retro look and T9 texting, the Commodore Callback 8020 smart flip phone taps into the nostalgic yearning for simpler days. It can run Spotify and Uber, but Instagram is blocked.
After resurrecting an iconic PC brand, Commodore is getting into flip phones
It’s $499, it’s beige, and it’s hoping to get you off your smartphone.
Black Watch to bring watch shop, speakeasy-style bar downtown
The newest addition to Phillips Avenue opens this week -- bringing a concept unlike any seen downtown before.
Pastor Jamal Bryant On Asian Business Boycott, Black Spending Power
How one clip from an Asian creator pushed the Atlanta pastor to challenge Black spending habits and demand a test of economic dependence.
Bonnie Tyler wakes from coma 1 month after emergency intestinal surgery, but remains 'very unwell'
'Total Eclipse of the Heart' singer Bonnie Tyler is awake one month after being placed in an induced coma to aid her recovery from emergency surgery.
Bonnie Tyler’s Team Shares Major Health Update After Coma
The “Total Eclipse of the Heart” singer has been in a coma since May.
Minuteman Press Franchise Owners Justin & Christy Phillips Join President’s Club, Talk 11 Years in Business in Bradenton, FL
BRADENTON, Fla., June 15, 2026 (GLOBE NEWSWIRE) -- Justin and Christy Phillips are the owners of Minuteman Press in Bradenton, FL since May of 2...
With UFC fight night wrapped at the White House, days of breakdown and cleanup begin
The moment UFC fight night attendees were fully evacuated from the White House South Lawn and the Ellipse early Monday, crews began an extensive cleanup process, breaking down a massive production setup in an effort that is slated to take more than a week.
Here’s Why Baron Real Estate Fund is Constructive on Caesars Entertainment (CZR)
Baron Capital, an investment management company, released its Q4 2025 letter for its “Baron Real Estate Fund”. A copy of the letter is available to download here. Baron Real Estate Fund was recognized as the Best Real Estate Fund Over Three Years at the 2026 LSEG Lipper Funds Awards, reflecting the three-year performance ending December 31, […]
5 Reasons Business Owners Are Annoyed With LinkedIn (And What To Do)
LinkedIn keeps moving the goalposts and your warmest leads slip away. Here’s what annoys business owners right now, plus the simple fixes to try.
Diomande shows Iraola what the fuss is about
The task of filling the huge vacancy left by Mohamed Salah will be right at the top of Andoni Iraola's tasks when he settles behind his desk at Liverpool. RB Leipzig's 19-year-old Yan Diomande has been the name on the lips of many as the target to take the place of the 'Egyptian king'. Hs is one of Europe's hottest properties and showed exactly why Liverpool are being heavily touted - along with back-t0-back Champions League winners Paris St-Germain - as his next destination with a man-of-the-match performance rich in promise in Ivory Coast's 1-0 victory over Ecuador.
Product designer vibe-coded a layoff support tool after losing job
A senior product designer vibe-coded a website to help people figure out what to do after getting a pink slip.
Colorado flips three-star offensive tackle from powerhouse SEC program
Colorado football pulled off an impressive recruiting flip Sunday evening, landing a three-star offensive tackle from a top SEC program.
Is David Flippo's primary win the death blow for Old Nevada politics?
He rallied Washington's Trumpiest voices, poured in his own money and went straight for the jugular. That approach trounced James Settelmeyer's legacy campaign.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
35th Annual RockFest wraps up at Tellus Science Museum
If you are looking to dig into some hands-on family fun before the weekend slips away, a massive, brilliant display of Earth's natural treasures is waiting for you straight up Interstate 75. The 35th Annual RockFest is wrapping up its final afternoon of action at the Tellus Science Museum in Cartersville. The highly anticipated, two-day weekend spectacular stands as the Southeast’s premier gathering for geology hobbyists, fossil hunters, and families looking to spark an early passion for earth science in their children.
I updated to One UI 8.5 and immediately changed 5 settings
One UI 8.5 is bigger than One UI 8.0.
Trump's rural support slips as fuel and food prices climb, poll shows
Rural disapproval of Trump rises, driven by concerns over cost of living and economy.
Side-by-side size comparison of Samsung's upcoming foldable lineup leaked
A new leak reveals alleged screen protectors for Samsung’s Galaxy Z Flip 8, Z Fold 8 and Z Fold 8 Ultra, suggesting a wider, shorter Fold 8 design and clearer differentiation across the foldable lineup. While expectations are high that the Fold models will bring some significant changes, the same cannot be said for the Flip.
Crowds flock to White House Ellipse for fan event ahead of UFC fight
Thousands gathered on the White House Ellipse on Saturday for a festival celebrating all things Ultimate Fighting Championship, a preview of the mixed martial arts fights slated for Sunday evening on the South Law.
Millipedes beat vertebrates to land by 80 million years
Millipedes may have been crawling across Earth's landscapes nearly 460 million years ago, long before vertebrates ventured onto land. A new study finally completes their evolutionary family tree, revealing surprising clues about these ancient ecosystem engineers and their early chemical defenses.
Georgia Bulldogs flip 4-star OT from SEC rival
The Georgia Bulldogs have successfully flipped 4-star OT Kennedee Jackson from the Florida Gators in the 2027 class.
Big Show: Community celebrates reading with fun entertainment
SALISBURY — It was a big show with an even bigger finish. As part of the Rowan Public Library’s Big Show Series, Mark Lippard took the stage at the main […]
Progressive Talarico knifes Biden's open border, tries moderating stance on key issues in Texas Senate race
Texas Democratic Senate nominee James Talarico flip-flopped on border security, gun control, and transgender issues during a podcast interview this week.
'Flip flop': Democrat firefighter in tight House race blasts popular Trump policy his national union supports
Democrat Bob Brooks criticized Trump's overtime tax break on a podcast despite his national firefighters union's support, prompting GOP flip flop accusations.
Chaotic Eclipse Strikes Again: New Zero-Day Unlocks BitLocker in Four Hours of Research
GreatXML bypasses BitLocker via Defender offline scan artifacts, giving SYSTEM shell in Recovery Mode. No patch exists.
Democrats keep Proposition 50 promise alive through primary
California Democrats are bullish about winning in all five Congressional districts they targeted to flip after Proposition 50. Experts said the results of last week's primary election show signs of danger for Republicans.
Dear Abby: Politics Form Wedge Between Mother and Daughter
Syndicated columnist Jeanne Phillips, writing as Dear Abby, answers readers’ questions.
Top 25 prospect Davion Thompson commits to Arkansas basketball
Top 25 class of 2027 prospect Davion Thompson has announced his commitment to Arkansas coach John Calipari and staff over other finalists Michigan, Baylor and Vanderbilt.
Framework delays its first Laptop 13 Pro shipments by a month
Early shipments are slipping to July and August.
Small business optimism falls to lowest level since October 2024
Market Domination host Josh Lipton welcomes NFIB Research Center Executive Director Holly Wade to discuss the latest NFIB Small Business Optimism Index, which fell to its lowest level since October 2024 as inflation concerns continue to weigh on business owners. The decline effectively erases much of the optimism gained following President Trump's return to office.
The Cove Continues Its Tradition of Unique Entertainment with The Slippery Chickens
By Peter Lyons Hall One of the reasons Greenwood Lake’s The Cove Restaurant has become a favorite destination for both residents and visitors is proprietor Bobby Perreira’s commitment to showcasing unique and memorable entertainment. Perreira has built a reputation for bringing distinctive performers to his lakeside venue—artists who offer something beyond the ordinary cover-band experience. […]
This Is The First Time I've Felt Like The New Fable Is A Real Game
Our first 30-minute gameplay clip has convinced me it might actually release early next year
Trump-backed David Flippo wins Nevada Republican primary for U.S. House seat
Democrats also hoped for a Flippo victory, thinking it would make it easier for them to win over less partisan voters in November.
Trump-Backed Air Force Veteran Wins Republican House Primary in Nevada
David Flippo won his party’s nomination for a safely Republican open seat, defeating a candidate backed by the G.O.P. governor.
Xbox CEO Ties Future Exclusives to Business Health, Signaling a Possible Return to Multiplatform if Sales Slip
Xbox CEO said the business isn't currently healthy, which is why there are 2 exclusives. To do more, the business would have to get healthier
Business Restructuring Review Vol. 25 No. 3 May-June 2026
In This Issue Texas Bankruptcy Court Adopts Barnet Rule Requiring Foreign Debtor to Have U.S. Assets to Be Eligible for Chapter 15 Relief In In re Siu-Fung Ceramics Holdings Limited, No. 24-33299, 2026 WL 382424 (Bankr. S.D. Tex. Feb. 10, 2026), the court denied petitions for chapter 15 recognition of Hong Kong bankruptcy and liquidation proceedings commenced on behalf of an individual debtor and a group of companies that he owned or controlled. According to the court: (i) the corporate debtors' Hong Kong liquidation proceeding was not eligible for chapter 15 recognition because the attorney retainer upon which such relief was based was not funded until nine months after the chapter 15 petition date; and (ii) the individual debtor's Hong Kong bankruptcy case could not be recognized because the debtor's "center of main interests" on the chapter 15 petition date was not in Hong Kong, and he did not even maintain an "establishment" there. [read more …] Southern District of Texas Clarifies Post-Purdue Course for Consensual Third-Party Releases and Gatekeeping Provisions In In re Container Store Group, Inc., 676 B.R. 356 (S.D. Tex. 2026), appeal filed, No. 26-20166 (5th Cir. Apr. 14, 2026), cross appeal filed, No. 26-20166 (5th Cir. Apr. 24, 2026), the U.S. District Court for the Southern District of Texas addressed consensual third-party releases and gatekeeping provisions in the aftermath of the U.S. Supreme Court's ruling in Harrington v. Purdue Pharma L.P., 603 U.S. 204 (2024). Consistent with existing Fifth Circuit precedent, the court confirmed that, in appropriate circumstances, consent for third-party releases may be obtained through a creditor's failure to opt out of granting that consent. But, the court ruled, consent through an opt-out mechanism essentially can never be inferred for creditor classes that stand to receive no recovery under a chapter 11 plan and that are deemed to reject the plan by operation of applicable bankruptcy law. Instead, those classes must affirmatively opt in to any release. The court also narrowed and remanded the bankruptcy court's acceptance of a broad gatekeeping provision, ruling that such provisions must correspond to the restrictions established by Fifth Circuit precedent. [read more …] Delaware Bankruptcy Court: Initial Transferee Need Not Be Defendant in Fraudulent Transfer Avoidance and Recovery Litigation The Bankruptcy Code gives a bankruptcy trustee the power to avoid asset transfers that are either made with the intent to defraud creditors or that are "constructively" fraudulent because an insolvent debtor did not receive adequate value in exchange. The Bankruptcy Code also permits recovery of an avoided transfer from not only the initial recipient, but also from subsequent transferees. Courts disagree over whether a transfer must actually be avoided before the trustee can seek recovery from a subsequent transferee and whether the initial transferee must also be a defendant in the recovery litigation against a subsequent transferee. The U.S. Bankruptcy Court for the District of Delaware weighed in on this debate in Phillips v. SS Associates LLC (In re ONH AFC CS Investors, LLC), No. 23-10931 (CTG), 2026 WL 312892 (Bankr. D. Del. Feb. 4, 2026). The court adopted the majority view, ruling that the initial transferee need not be a defendant in avoidance and recovery litigation against a subsequent transferee, but that the trustee must establish the elements necessary to avoid the initial transfer as part of the recovery litigation. [read more …] New York Bankruptcy Court Weighs In on Adequate Assurance of Future Performance under Assigned Leases and Chapter 11 Plan Exculpation Provisions In order to assume and assign an executory contract or unexpired lease, a bankruptcy trustee must cure most defaults under the agreement and provide "adequate assurance" of the assignee's future performance. However, the Bankruptcy Code provides no guidance as to the meaning of "adequate assurance" other than with respect to shopping center leases. In In re Broadway Realty I Co. LLC, No. 25-11050, 2026 WL 147505 (Bankr. S.D.N.Y. Jan. 19, 2026), the U.S. Bankruptcy Court for the Southern District of New York examined this issue in connection with a proposed assignment of thousands of residential leases as part of a free-and-clear sale of debtors' properties. The court held that "adequate assurance" does not mean a guarantee of the assignee's future performance, but merely demonstration that the assignee has the ability to satisfy the underlying obligations. The bankruptcy court also ruled that an exculpation provision in the debtors' chapter 11 plan exonerating non-estate fiduciaries from liability for actions taken in connection with the chapter 11 case was unobjectionable, provided it was limited in scope to postpetition conduct and actions taken in connection with implementation of the plan after its effective date. [read more …] Newsworthy Corinne Ball (New York) (Hall of Fame), Bruce Bennett (Los Angeles), Carl E. Black (Cleveland), Jeffrey B. Ellman (Atlanta), Brad B. Erens (Chicago), Gregory M. Gordon (Dallas), Heather Lennox (Cleveland/New York), Joshua M. Mester (Los Angeles), and Kevyn D. Orr (Washington) were included in the 2026 edition of Lawdragon 500 Leading Bankruptcy and Restructuring Lawyers. The Daily Business Review selected Isel M. Perez (Miami) as an "On the Rise" winner for the Florida Legal Awards. The Florida Legal Awards annually recognize those who have made significant contributions to the legal industry in Florida. Dan T. Moss (Washington/New York) was inducted as a Fellow in the 37th Class of the American College of Bankruptcy at its Annual Meeting in March 2026 in San Antonio, Texas. Christine Borries (Munich) was ranked in the practice area Restructuring/Insolvency in the 2026 edition of Chambers Germany. The 2027 edition of The Best Lawyers in Singapore™ recognized Sushma Jobanputra (Singapore) in the practice area Insolvency & Reorganization. The restructuring transaction involving Eissmann Automotive North America, Inc. received the "2025 Turnaround of the Year (Large Company)" at the Turnaround Management Association (Detroit) Annual Awards Reception. T. Daniel Reynolds (Cleveland) and Nick Buchta (Cleveland) represented subsidiaries of Eissmann Group Automotive in connection with the parent company's German insolvency proceedings. Roger Dobson (Sydney) is among 40 Jones Day lawyers recognized by The Best Lawyers in Australia 2027 for his contributions in Banking and Finance Law; Distressed Investing & Debt Trading; Insolvency and Reorganization Law; Litigation. An article written by Corinne Ball (New York) titled "Ard Finance—A Global Enterprise Combining an LME With a Foreign Insolvency Proceeding and Chapter 15" was published in the April 21, 2026, edition of the New York Law Journal. An article written by Alex Sapp (New York) titled "Recent Developments in Section 510—Subordination" was published in the 2025 edition of the Norton Annual Survey on Bankruptcy Law. An article written by Brad B. Erens (Chicago) titled "New York Bankruptcy Court Approves Insider DIP Litigation Financing" was published on April 6, 2026, by Lexis Practical Guidance. An article written by Corinne Ball (New York), Dan T. Moss (Washington/New York), David S. Torborg (Washington), and Isel M. Perez (Miami) titled "New York District Court Affirms Narrow Scope of 'Public Policy Exception' in Chapter 15 Cases" was published on April 6, 2026, by Lexis Practical Guidance. An article written by Jeffrey B. Ellman (Atlanta) titled "Statutory Cap on Lease Rejection Damage Claims in Bankruptcy Applies to Solvent Debtors" was published on April 6, 2026, by Lexis Practical Guidance. An article written by Trisha L. Mowbray (Real Estate; Chicago) and Ryan Sims (Washington) titled "Chapter 11 Plan that Abridged Non-Debtor Lessee's Rights to Remain in Possession After Rejection Unconfirmable as Having Been Proposed in Bad Faith" was published on April 6, 2026, by Lexis Practical Guidance. Lawyer Spotlight: Ben Rosenblum Ben Rosenblum, a partner in the New York Office, represents debtors, creditors, and other parties in out-of-court restructurings and court-supervised proceedings, including chapter 11 cases, municipal bankruptcies, international insolvency matters, and stockbroker liquidations. His experience spans industries such as manufacturing, shipping, mining, aviation, energy, real estate, and telecommunications. Ben's notable debtor representations include Peabody Energy, the City of Detroit, Chrysler LLC, Spansion Japan, and Dana Corporation. Significant creditor representations include General Maritime Corporation, Calpine Corporation, American Home Mortgage, and Murray Energy. He currently represents creditors in Puerto Rico's restructuring. He also has extensive experience advising financial institutions on bankruptcy law as applied to derivatives.
Trump invokes ‘The West Wing’ in apparent justification of latest Iran strikes
Trump shared a clip from an episode in which the fictional president, played by actor Martin Sheen, dismisses the idea of a “proportional response” following the downing of a U.S. aircraft.
Beshear endorses Dembo in race for Kentucky's sixth congressional district
Dembo is looking to flip Kentucky’s sixth congressional district from red to blue
Small Business Index Slips Below its Historic Average
NFIB Montana comment on May 2026 SBET
Small Business Index Slips Below its Historic Average
NFIB California comment on May 2026 SBET Report
Seattle slips in ranking of best U.S. cities for foreign investment, fueling concerns about business climate
The fourth annual list compiled by British newspaper Financial Times and stock market index Nikkei ranks Seattle 13th among 95 U.S. cities — a drop of 11 places from last year's second-place position.
U.S. Accounting Undergraduate Enrollment Continues to Outpace Growth Rate for Business Majors Overall
/PRNewswire/ -- Accounting undergraduate enrollment in U.S. colleges and universities showed strong growth in spring 2026 and continued to eclipse the...
We’re back: Proba-3 ready for more science
The Proba-3 mission’s Coronagraph spacecraft and its main scientific instrument, ASPIICS, are both at full health, ready to resume routine formation flying operations and deliver more breathtaking artificial eclipses.
Motorola Razr Ultra review: Too much for too little
The Moto Razr Ultra is a top-notch flagship flip phone that’s marred by a $200 price hike that isn’t fully justified.
Six are elected to the NBA wing of the L.A. Times Sports Hall of Fame
Six people have been elected into the Lakers/Clippers wing of our Los Angeles Times Sports Report Hall of Fame.
Democratic group launches ad campaign to help flip control of Congress in midterm elections
A Democratic group that previously focused on presidential races is wading into more than a dozen House and Senate contests across the country
Planet nine mystery deepens as new discovery challenges hidden planet theory
Astronomers have spent years searching for a possible hidden giant planet far beyond Neptune. Unusual orbits among distant Kuiper Belt objects have fueled the Planet Nine theory, but recent discoveries are challenging the idea by showing more stable motion than expected. If Planet Nine exists, it may be much farther away than originally thought.
Robot.com CEO wants to automate the work that makes people quit
Robot.com CEO Felipe Chavez said he wants to build an ecosystem of robots that will handle boring, repetitive tasks.
Dan Green launches CD 9 campaign with $1M and distinguished Navy résumé
The Pentagon veteran and Trump appointee jumps into a GOP field chasing a seat the new map flipped from blue to a national target.
Finding Nemo: Scientists Use AI To Catch Illegal Marine Wildlife Traffickers
Hidden inside luggage, children's toys and parcels, trafficked shark fins, seahorses and sea cucumbers often slip across borders unnoticed. Now researchers in Australia have trained an AI system to recognize these marine wildlife products in airport CT scans with 92% accuracy.
Dua Lipa and Callum Turner throw a big Italian wedding
Rome (CNN) — On a warm Saturday night in the heart of Sicily’s capital, hundreds of guests piled into the Villa Valguarnera to celebrate the wedding of pop star Dua
Morgan Wallen shuts down 'nonsense' rumors after canceling Pittsburgh concert days after piano-flipping incident
The singer noted that while the severe winds did not strike Pittsburgh in the end, he wanted to avoid a potentially "fatal" situation.
Intel was on the brink of downfall. A twist in the AI race could boost its revival
When Lip-Bu Tan took the helm of Intel in March 2025, the company was in desperate need of a turnaround.
Rob Sand to rally in Iowa governor bid with Kentucky Gov. Andy Beshear as Democrats eye a flip
Rob Sand will rally a crowd for the first time as the official Democratic nominee for Iowa governor on Sunday, kicking off a countdown to November with the support of Kentucky Gov. Andy Beshear.
That's amore! Dua Lipa and Callum Turner host second wedding ceremony at luxurious Italian villa
Dua Lipa and Callum Turner have tied the knot — again. The musician and actor are celebrating their marriage with a second ceremony after making things official in London on May 31.
Lakers, Celtics, Clippers, Nets To Battle For 40-Percent Flamethrower
CLEVELAND — The ripple effects of a shifting market have created an unexpected opportunity for teams seeking elite perimeter depth. The Lakers, Celtics, Clippers, Nets to battle for 40-percent 3-and-D swingman. Front offices are evaluating their cap sheets to land the dynamic Keon Ellis. Cleveland Cavaliers' recent choice to fully prioritize retaining forward Dean Wade …
Future-proofing the Asia-Pacific region: risk mapping exercise yields insights on preparing for future health crises
In this age of seeming permacrisis, how might countries across Asia and the Pacific collectively anticipate, prepare for and respond to public health emergencies – including possible pandemics – that lie ahead? Key answers could be found from the outcomes of a regional mapping exercise launched by the World Health Organization (WHO) Regional Office for the Western Pacific during the WHO-led Asia Pacific Health Security Action Framework (APHSAF) Stakeholders Meeting held on 11 June 2026 in Malaysia. For the exercise, WHO mobilized an extensive network of contributors, synthesizing 228 distinct inputs from 11 Member States - including Australia, Japan, the Philippines and Viet Nam from the Western Pacific Region - alongside leading academic institutions and regional partner organizations, as well as WHO regional and country offices. The exercise identified a diverse range of opportunities to boost regional operational readiness, transitioning the focus on health security investment in individual countries to a unified, interoperable health security collective for the entire Asia-Pacific region.
Rob Sand to rally in Iowa governor bid with Kentucky Gov. Andy Beshear as Democrats eye a flip
Rob Sand will rally a crowd for the first time as the official Democratic nominee for Iowa governor on Sunday
Rob Sand to rally in Iowa governor bid with Kentucky Gov. Andy Beshear as Democrats eye a flip
Rob Sand will rally a crowd for the first time as the official Democratic nominee for Iowa governor on Sunday.
Rob Sand to rally in Iowa governor bid with Kentucky Gov. Andy Beshear as Democrats eye a flip
Rob Sand will rally a crowd for the first time as the official Democratic nominee for Iowa governor on Sunday.
Rob Sand to rally in Iowa governor bid with Kentucky Gov. Andy Beshear as Democrats eye a flip
Rob Sand will rally a crowd for the first time as the official Democratic nominee for Iowa governor on Sunday.
Rob Sand to Rally in Iowa Governor Bid With Kentucky Gov. Andy Beshear as Democrats Eye a Flip
DES MOINES, Iowa (AP) — Rob Sand will rally a crowd for the first time as the official Democratic nominee for Iowa governor on Sunday, kicking off a countdown to November with the support of Kentucky Gov. Andy Beshear. The race for governor between Sand and Republican Zach Lahn stands to be one of ...
Jets defensive lineman hosts sports camp for individuals with developmental differences
Harrison Phillips, a Millard West alum and Jets defensive lineman, returned to his high school to host his Inclusion Revolution Sports Camp, supporting individuals with developmental differences and special needs.
High-energy and high up entertainment
Mark Lippard of Denver, North Carolina juggles while riding a giant unicycle beneath the top of a pavilion at the Greenwood County Recreation Complex. Lippard was one of the family-friendly
Browns' tease new Quinshon Judkins' skillset in latest social video
One major observation from Quinshon Judkins' short mic'd up clip from Wednesday's practice.
The Kennedys and British royal family were once romantically linked, new book reveals exactly how
A member from each of the Kennedys and the royal family were once romantically linked, Caroline Hallemann's new book reveals. The two dynasties have been connected for decades, dating back to the 1930s.
I used the Motorola Razr Ultra (2026) and the Galaxy Z Flip 7, and I only want one in my pocket
The Motorola Razr Ultra (2026) and Samsung Galaxy Z Flip 7 may share a form factor, but they offer very different experiences.
A total solar eclipse will occur this summer. Everything you need to know
A total solar eclipse will occur on August 12, visible in parts of Greenland, Iceland, Spain and Portugal.
Democrats are increasingly frustrated with Graham Platner in Maine Senate race
The Maine race is considered crucial to Democrats’ hopes of flipping the Senate, but Platner’s web of controversies is overshadowing other issues.
I moved from the UK to the US to grow my business; love the work culture
UK entrepreneur Thomas Phillips moved to Austin, Texas, to grow his business. He's enjoyed the US's entrepreneurial spirit, work culture, and tax benefits.