SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " lake " 2,359 found 🔀 AI-powered Shuffle
Monkey Business: Wild rhesus macaque spotted at Mount Dora hotel
A wild rhesus macaque was spotted at the historic Lakeside Inn in Mount Dora, Florida, spending about 45 minutes roaming the property and attracting attention from guests and staff. The hotel and local businesses responded with humorous, monkey-themed social media content, engaging the community. Wildlife officials cautioned the public not to approach or feed wild monkeys due to potential health risks and encouraged reporting sightings to authorities. The monkey has not returned to the hotel but has been seen elsewhere in downtown Mount Dora.
Bo McCalebb Inducted into the Allstate Sugar Bowl New Orleans Sports Hall of Fame
NEW ORLEANS — Former University of New Orleans All-American guard Bo McCalebb reiterated how much he loved his time on the Lakefront as he was inducted into the Allstate Sugar Bowl's New Orleans Sports Hall of Fame on Wednesday night.
Scientists Analyzed the Bones of ‘Skeleton Lake.’ What They Found Made No Sense.
Roopkund Lake sits in a frozen pocket of the Himalayas where hundreds of people died across a millennium. So why did researchers find bones from the island of Crete there?
How did Austin Reaves beat odds, land $185M deal with Lakers? Tiny town knows
A teacher, a coach and friend from Austin Reaves' hometown of Newark, Arkansas share insight into his success on way to a $185M deal with the Lakers.
New entertainment zone allows alcohol to-go
The city of Largo is establishing a specialized entertainment district that allows visitors to carry alcoholic beverages outdoors by the end of the summer. FOX 13's Blake DeVine reports.
Framework Laptop 13 Pro Intel mainboard now starts at $449 with optional LPCAMM2 memory from $439
Framework is now selling Intel Core Ultra Series 3 mainboard kits for the Framework Laptop 13 Pro with optional LPCAMM2 memory bundles.
Cavaliers named landing spot for ex-$206 million Lakers disaster
The Cleveland Cavaliers were linked to a former Los Angeles Lakers guard who struggled mightily with the franchise years ago.
CHI Health debuts new orthopedic center in west Omaha
CHI Health is transforming its orthopedic care. On Wednesday, the organization broke ground on their new Lakeside Hills center. This will support patients from their initial diagnosis to recovery.
Mount Dora business owner scrambles to help homeless man, learns Lake County has no emergency homeless shelter
A Mount Dora laundromat co-owner is rallying support for a homeless man after discovering Lake County has no emergency shelter and few local resources.
Pistons reportedly wanted Lakers star Austin Reaves, but missed out
A potential Detroit Pistons target in free agency is officially off of the board, as Austin Reaves has re-signed with the Lakers.
An Olympic-sized collaboration between Lake Placid, Big Apple
Commentary: Governor Kathy Hochul’s recent announcement about New York City possibly hosting the Olympics isn’t a new idea.
Lakers Draft Pick Has Surprising Kobe Bryant Connection
The Los Angeles Lakers took wing, Cameron Carr, with the No. 24 overall selection, a player with a ton of upside and a strong reputation. The post Lakers Draft Pick Has Surprising Kobe Bryant Connection appeared first on LA Sports Report.
NBA Draft 2026: Champion Knicks trade out of first round via swaps with Lakers, Mavericks and Suns
NBA Draft 2026: Defending champion Knicks trade back with Lakers, who pick Cameron Carr at No. 24
First Look: The new 37mm Grand Seiko Spring Drive UFA Lake Suwa SLGB015
The new Grand Seiko Evolution 9 collection SLGB015 is a 37mm interpretation of the blue Lake Suwa dial, with the UFA movement.
Lakers have reportedly called Pelicans about Yves Missi
The Lakers are actively hitting the phones in an attempt to upgrade at the center position.
Salt Lake City to begin requiring business licenses for short-term rentals
Utah's capital city is now cracking down on recent short-term rental challenges through an ordinance that will require business licenses to operate them.
Virtual reality adventures arrive at Cleveland's Great Lakes Science Center
The Mission Flight VR Experience lets visitors spacewalk outside the International Space Station, ride a Saturn V rocket, and stand on a biplane wing without leaving Cleveland.
“LeBron will stay with the Lakers, I think. It’s hard …
“LeBron will stay with the Lakers, I think. It’s hard …
State elevates Lakeland Regional Health Medical Center to Level I trauma center
Lakeland Regional becomes the 12th Level I center designated by the Department of Health. The hospital, which cares for more than 4,400 patients annually, has been a provisional Level I facility since May 2025.
A potential Lakers center target is apparently off the table
A rim-running, defensive-minded center who has been linked to the Lakers just got traded to another team.
Lakewood Ranch ice sports complex expansion approved
Manatee County Commission moves forward with $80 million facility featuring four ice rinks
Lake Placid and NYC form committee to study hosting future Winter Olympics
The announcement Monday suggested a dual-hosting format, the likes of which Milan and Cortina pulled off at this year’s Olympics.
AP Decision Notes: What to expect in Utah’s state primary
Utah voters will nominate candidates for Congress Tuesday using a new map that created a Democratic-friendly district in Salt Lake City and scrambled the reelection plans of the state’s all-Republican delegation
New York City and Lake Placid explore joint bid to host 2042 Winter Olympics and Paralympics
Committee established to look at feasibility of hosting Games after success of Milan Cortina event this year
EasyJet rejects £4.7bn takeover offer from US investment firm Castlelake
The airline describes the latest bid approach from Castlelake as "highly opportunistic".
University of Utah Health operating normally as Bonneville Fire burns nearby
University of Utah Health officials said that despite the Bonneville Fire burning east of Salt Lake City above the campus, clinics remained open and continued t
Luka Dončić's wishlist gives Lakers a clear free agency blueprint
The Lakers have a lot of business to take care of this summer surrounding Dončić with the right pieces that suit his skillset. Here are some pieces they can find.
Vance meets top Iranian officials as US looks to get negotiations back on track
U.S. Vice President JD Vance and top Iranian officials are trying to build out the interim deal to end the war in Iran reached by the two sides last week. They are meeting at a Swiss mountainside resort near Lake Lucerne.
Three Centers Lakers Must Target to Pair With Luka Dončić
The Lakers' centerpiece wants an A-list center: here are some options this summer.
Federal jury convicts former owner of chiropractic business in Libertyville of defrauding insurance out of $600K
A former owner of a chiropractic business in Libertyville faces prison after a jury convicted him of defrauding an insurance company out of over $600,000 in non-existent services.
Intel Core 3 304 gets close to MacBook Neo's Apple A18 Pro in PassMark
Intel’s entry-level Core 3 304 has appeared in PassMark with scores close to Apple’s A18 Pro used in the MacBook Neo.
As lakes turn brown, trout and bass decline while pike and walleye thrive
Freshwater lakes across North America and Europe are becoming noticeably browner, reducing underwater visibility and reshaping fish populations. Research found that several popular sport fish, including trout, bass, perch, and whitefish, tend to decline in darker waters. Meanwhile, walleye and northern pike often become more abundant because they are better adapted to low-visibility conditions. The shift could change both lake ecosystems and the fishing experience for millions of anglers.
Lakers linked to Luka Doncic satisfying trade with Mavericks
The Los Angeles Lakers would appease their star point guard in a recent trade idea.
Minisforum’s Upcoming MS-03 SFF PC Brings More of a Good Thing
At Computex 2026 Minisforum was showing off their upcoming MS-03 mini-PC, the successor to their popular MS-01 and aiming to bring more of a good thing with Intel's new Panther Lake platform
EAST TEXAS POLITICS: Tyler’s next mayor and his defeated opponent reflect on election, weigh in on data center debate
Blake Holland's guests this week include Stuart Hene, John Nix, and Smith County GOP Chairman David Stein.
Drought drops Smith Mountain Lake 5 feet, forcing boaters and businesses to adapt
Water levels at Smith Mountain Lake are about five feet below normal, forcing lakefront businesses and boat operators to adjust as the drought continues.
Great Lakes Sports & Entertainment Network to air final Loons-Captains games Saturday, Sunday
The Great Lakes Loons will wrap up their series with the Lake County Captains this weekend, and there’s a new way to watch.
Essentia Health hosting joint-replacement seminar in Crosslake
Essentia Health is hosting a joint-replacement seminar on Wednesday, June 24, in Crosslake that will highlight available care options for shoulder, knee and hip surgeries.
Discover Oshkosh showcases arts, entertainment and Lake Winnebago activities
(WFRV)- From music festivals to the world’s greatest aviation celebration, there are so many reasons to visit this area of Wisconsin. In this segment, Amy Albright and Anna Murphy-Pociask fro…
Assertio completes $166M merger with Zydus following bidding war
The deal leaves Lake Forest-based Assertio, which specializes in oncology drugs, as a wholly-owned subsidiary of Zydus Lifesciences.
Lakers Could Lose Austin Reaves In Free Agency If They're Not Careful
Reaves has earned his payday.
Man in custody after Clay County deputies respond to mental health crisis in Fleming Island neighborhood
A man was taken into custody on Thursday night after the Clay County Sheriff’s Office responded to a mental health crisis that led to the evacuation of surrounding areas near Lake Shore Drive and Stratford Lane in Fleming Island.
Bath House Cultural Center celebrates Juneteenth with food and live entertainment
Bath House Cultural Center. Photo by Renee Umsted. To commemorate the freedom of Black Americans on June 19, 1865, the Bath House Cultural Center will present "Juneteenth: Liberation in Motion!" on June 19 from 2 p.m. to 5 p.m. The event will
Broncos sign OL Reid Holskey and DB Blake Cotton
According to multiple reports, including The Denver Post’s Parker Gabriel, the Denver Broncos are signing offensive lineman Reid Holskey and defensive back Blake Cotton. Both players participated as tryout players during the Broncos’ most recent minicamp practices and have now earned themselves a contract from the Broncos. There have been no corresponding moves announced as […]
Entertainment this week: Art by the Lake, Reggae Fest and more
Friday, June 19 2026 Music at Ski Beach – 4-7 p.m., Description Fridays at Ski Beach in Incline Village – IVGID passes required For more information, visit https://business.ivcba.org/event-calendar/Details/2026-music-at-ski-beach-1745158?sourceTypeId=Hub. Tahoe City Art by the Lake –...
How sports betting became Colorado’s ticket to funding $140 million in water conservation projects
Supporters say the gambling money is a godsend. Critics say legalized sports betting has come at a cost — fueling an addiction crisis that Colorado is unprepared for.
Michigan’s aging brains need more protection, poll shows
Lifestyle changes can reduce risk of Alzheimer’s disease and other forms of dementia but a poll shows many Michiganders over 50 don’t know about or do them.
Michigan’s aging brains need more protection, poll shows
Lifestyle changes can reduce risk of Alzheimer’s disease and other forms of dementia but a poll shows many Michiganders over 50 don’t know about or do them.
Sports/Rec calendar: June 19–28, 2026
Upcoming recreation opportunities and college and prep sports
Politics: Can Divides Over War Be Bridged At The G7 Summit?
This week, on the southern shores of Lake Geneva, leaders of the Group of Seven countries gathered for their annual summit.There are several pressing issues that require attention including the U.S. and Israeli war with Iran, the resulting economic crisis, the state of the Persian Gulf, and long term questions about the future of relations with Iran.The G7 meeting also notably brought Ukrainian President Volodymyr Zelenskyy face-to-face with President Donald Trump. Trump told reporters that the war Ukraine was not a priority for the United States, saying that his country had “nothing to do” with a war that was “thousands of miles away.”We discuss what this 2026 G7 meeting reveals about the state of the U.S. relationship with its most important allies, especially after months of a war of choice with Iran.Find more of our programs online. Listen to 1A sponsor-free by signing up for 1A+ at plus.npr.org/the1a.
Macy’s Fourth of July show to feature Post Malone, Blake Shelton, Salt-N-Pepa and Shaboozey
Macy's is set to celebrate America's 250th birthday with a spectacular July Fourth fireworks show featuring performances by Post Malone, Blake Shelton, Salt-N-Pepa, Noah Kahan, Bebe Rexha and Shaboozey.
Delta Lake State Park Beach Closed Due to Blue-Green Algae
Swimmers are being kept out of the water at Delta Lake State Park as signs at the beach warn visitors about a closure.
LSU Unveils Energy-Efficient Science Hub
BATON ROUGE – LSU's new Our Lady of the Lake Health Interdisciplinary Science Building brings five science departments together under one roof for the first
Early-Onset Cancers Are On The Rise. Knowing Your Family History Is Crucial.
By Cara Anthony and Blake Farmer - Nashville Public Radio and KFF Health News HealthDay ReportersWEDNESDAY, June 17, 2026 (HealthDay News) — Bryce Ramsey of Madison, Mississippi, was 33 when she was diagnosed with colorectal cancer. Upon noticing blood in her stool, she blamed the hemorrhoids she’d developed after delivering her son eight years earlier. Ramsey didn’t initially link her symptoms ...
NBA offseason bold predictions: Stars on the move, LeBron James leaves Lakers, Draft shocker and more
The NBA offseason has arrived, and plenty of big moves will be made over the coming weeks... so let's get bold
Financing, regulatory concerns stall SunGas’ Louisiana biofuels ambitions
SunGas Renewables has halted development of its Beaver Lake Biofuels Project near Alexandria, ending plans for a major renewable fuels facility that would have converted sustainably sourced wood fiber into low-carbon methanol, 10/12 Industry Report reports. The project was expected to produce more than half a million metric tons of methanol annually while capturing and […]
Orlando Health Lakeland to bring more than 1,000 jobs to Polk County
Hospital leaders say every new hire brings them one step closer to expanding healthcare access for Polk County.
Michigan mastodon to find new ‘habitat’ at Cranbrook Institute of Science
Elmer the mastodon will migrate from the upper floors of Levinson Hall at OCC’s Highland Lakes campus to Bloomfield Hills.
G7 leaders — and the rest of the world — wait for clarity on US-Iran agreement
Heading into an al fresco dinner Monday evening overlooking the azure Lake Geneva shoreline, the leaders of the world’s most powerful nations were hoping to gain clarity on what, exactly, President Donald Trump’s new arrangement with Iran entailed.
Insider: Lakers 'widely expected' to keep Austin Reaves
According to an NBA insider, the Lakers are 'widely expected' to re-sign rising star guard Austin Reaves this summer.
Report: Nets signing away Lakers' Austin Reaves may be unlikely
The Brooklyn Nets are rumored to be one of the teams interested in Los Angeles Lakers guard Austin Reaves, but it seems like he's likely to stay put.
Osage Beach cancels Fourth of July parade after feedback from business owners
Osage Beach city officials announced they were canceling their Fourth of July parade.A press release from City Administrator Devin Lake states that they made th
Former Lakers Players, Coach Win NBA Title With Knicks
With the New York Knicks' five-game triumph over the San Antonio Spurs in the NBA Finals, three former Lakers took home a championship. The post Former Lakers Players, Coach Win NBA Title With Knicks appeared first on LA Sports Report.
Unexpected Brewers success against star pitchers, like Blake Perkins
Blake Perkins has amazing numbers against Phillies star Christopher Sánchez in a small sample, and these other surprising Brewers also dominated aces.
Intel’s Serpent Lake SoCs With NVIDIA RTX GPU Tiles Reportedly Arrive In Q1 2028
Intel's Serpent Lake SoCs featuring NVIDIA's RTX GPU tiles as integrated graphics are expected to roll out by Q1 2028.
Downtown SLC location of Market Street Grill to close after almost 50 years in business
After almost 50 years in business, this downtown Salt Lake City restaurant is closing.
What federal cuts to science funding could mean for the Great Lakes
Some groups that do research and collect data on the Great Lakes are facing existential threats as the annual budgeting process for the National Oceanic and Atmospheric Administration gets underway.
Our Lady of the Lake Primary Care clinic expansion gets building permit, plus more in Baton Rouge
Here are the building permits issued by East Baton Rouge Parish government for the week of June 8-12
Knicks championship gear sets sales records for any sport, Fanatics says
Knicks championship gear sales have already more than doubled those of previous NBA record holder, the 2020 Lakers, according to Fanatics.
Hernandez, Snell Seen Working Out on Field Amid IL Stints
Los Angeles Dodgers stars Blake Snell and Teoscar Hernandez both worked out on the field at Dodger Stadium on Sunday. Snell has only made one start for the Dodgers this season, missing the beginning of the year with fatigue and…
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Linux 7.1 Released: New NTFS Driver, Intel FRED For Panther Lake, Faster Arc Graphics
Linus Torvalds just released the stable Linux 7.1 kernel and it's coming a half-day early thanks to his travel plans
Lakeland Community College names new dean of health professions
Lakeland Community College has named Julie Senita as its new dean of health professions following an extensive nationwide search. Senita, who spent the past academic year leading Lakeland’s nursing program, brings more than two decades o…
Intel Raptor Lake “Next” Desktop CPUs To Come In Core 7, Core 5, Core 3 Flavors With Up To 20 Cores But Retain 8 P-Cores On LGA 1700 Socket
Intel Raptor Lake Next Desktop CPUs will bring value-oriented options to mainstream and budget gamers on the existing LGA 1700 sockets.
Sarasota business park land sold to investor planning apartments
In the week's top commercial real estate news, a 100,000-square-foot industrial site leased in Tampa, 1,000 homes will be built in Lakewood Ranch, and a grocer-anchored center sells in Seffner.
Intel to launch Core 200 "Raptor Lake Next" in 2027 for LGA-1700 socket
Series 2 Intel® Core Processors, it has been known since April really.
Danny Green on how Lakers should build around Luka Doncic
Former Lakers wing Danny Green provided the blueprint for his former team to win an NBA championship with Luka Doncic.
Good News: NBA player connects with family of 2 young brothers facing health battles
Los Angeles Lakers guard Marcus Smart shared a moment of connection on the court with two young brothers, Kenji and Kobe, after their family was surprised with a trip to a game earlier this season. NBC News' José Díaz-Balart has more on the special moment and what Marcus is doing to raise awareness for the need for more blood stem cell donors.
Bran flakes could be classed as junk food under new guidelines to promote healthy eating
UK government wants to update nutrition rules to include naturally occurring ‘free sugars’ when determining what is unhealthy
Intel Reportedly Prepares Itself For Raptor Lake ‘NEXT’, As The Demand For DDR4 Platform Increases Significantly
Intel plans to launch Raptor Lake Next CPUs in early 2027 to meet DDR4 demands alongside Nova Lake processors amid high DDR5 prices.
The Cincinnati Reds are running out of ways to lose
Blake Dunn’s drop got the headlines, but the Reds lost this game four different ways.
Austin Reaves Expected to Receive $178 Million Offer in Free Agency
Los Angeles Lakers star Austin Reaves is set to hit free agency, and he is expected to receive a massive offer.
EAST TEXAS POLITICS: Texas ag commissioner contacts White House over USDA screwworm handling
Texas Agriculture Commissioner Sid Miller criticized the USDA’s response to the New World screwworm on this week’s edition of East Texas Politics on East Texas Now with Blake Holland. Smith County Pct. 3 Commissioner J. Scott Herod, a cattle rancher and owner of Cut Beef in Tyler, also appeared on the program. Plus, State Rep. Cody Harris talks data center water usage.
Hochul defends fracking ban as Blakeman presses for it to be overturned
The process has long been criticized by environmental activists who argue it poses risks to public health.
Harry Strunk Lake Health Notice
Southwest Nebraska Public Health Department (SWNPHD) has been notified of high levels of E. Coli at Harry Strunk Lake in Frontier County also known as Medicine Creek Reservoir. This means the water…
Blake Lively scores partial victory over Justin Baldoni in latest 'It Ends With Us' ruling
Blake Lively got favorable and unfavorable rulings in the latest installment of her and Justin Baldoni's epic 'It Ends With Us' legal drama, which began in December 2024.
It’s not just gross: Seaweed buildup can pose health risks on South Florida beaches
WPEC CBS 12 provides local news, weather, sports, traffic and entertainment for West Palm Beach and nearby towns and communities in South Florida including the Palm Beaches and Treasure Coast, serving Stuart, Royal Palm Beach, Fort Pierce, Vero Beach, Port St. Lucie, Okeechobee, Jupiter, Palm Beach Gardens, Wellington, Delray Beach, Boca Raton, Lake Worth, Boynton Beach, Greenacres, Belle Glade, Palm Beach, and Riviera Beach.
Lake Geneva business leaders establish city's first-ever Pride celebration despite some online opposition
Lake Geneva is the latest community with its own LGBTQ+ Pride celebration. The weekend event has family-friendly activities like chalk drawing, a vendor fair, and a community worship celebration.
Lakers’ LeBron James sends NSFW message to Bronny James haters
What did LeBron say?
Dems press DOD, DOJ on criminals ending up with Army munitions
The Lake City Army Ammunition Plant, located near Kansas City, Missouri, is a government-owned but privately operated factory
One of fall's coolest games has been delayed to October to avoid a September crush
Last Sunday, a trailer that aired during an online Xbox event showed Valor Mortis, an upcoming action game that re-imagines the age of Napoleonic wars as a conflict with the plague-ridden undead. It’s a first-person game that mixes Dark Souls-style combat with parkour—it’s from the developers of the acclaimed, fast-paced cyberpunk wall-running Ghostrunner games—and a setting like nothing else that’s out there. Valor Mortis’ trailer concluded with a release date: September 24. But by the time it aired, the teams behind the game knew that was no longer Valor Mortis’ release date. Days ago, they’d learned the hard way that September 24 would be untenable and that they’d have to change it. Today, they’ve announced a new one, October 13, after speaking to Game File about getting out of the bind they recently found themselves in. “When we picked September 24th, it looked like a very, very clear date,” Blake Rochkind, head of publisher Lyrical Games, told me during an impromptu interview on Monday in Los Angeles. “Very quickly it became not such a clear date.” Lyrical and development studio One More Level had a feeling the deate might need to change, Rochkind recalled. But they had to lock in September 24 “many, many weeks” ago. Really, though, who could know if that was the right call when they made it? “There were so many unknowns,” Rochkind said. “This was before Sony State of Play, before Xbox Showcase, before Nintendo Direct, before Summer Games Fest.” Then on Tuesday, June 2, during a PlayStation showcase held just five days before their planned release date reveal, things changed. “As soon as Control announced September 24th, we knew we were moving the date.” It wasn’t just the PlayStation showcase reveal of the release date for Remedy’s upcoming third-person thriller. There were others. And changing their own trailer this close to its airing, Rochkind would later tell me, wasn’t possible.
What federal cuts to science funding could mean for the Great Lakes
Facing another round of cuts, NOAA-funded researchers worry about undermining public safety, the maritime economy, and health on the Great Lakes.
Low-cost laptops with smartphone RAM in metal chassis: Intel reveals details of Project Firefly
The DRAM crisis is making entry-level laptops more and more expensive – or forcing manufacturers to use very old components. Intel Wildcat Lake and Project Firefly are set to change this and provide serious competition for the Apple MacBook Neo. Intel now reveals more details about Project Firefly.
Intel’s Project Firefly Takes The Best of Phones To Build Laptops In A Slim 12.9mm Metal Chassis With No Vents
Intel's Project Firefly aims to deliver premium-grade budget laptops with Wildcat Lake SoCs and a metal chassis, targeting affordability.