SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " detail " 2,213 found 🔀 AI-powered Shuffle
WhatsApp working on yet another ephemeral feature on iOS
In addition to disappearing messages, WhatsApp is developing yet another ephemeral messaging feature on iOS. Here are the details.
Apple Stock Rises on AI AirPods and Foldable iPhone Report
Apple Advances AI Hardware Push as New AirPods Details Emerge
Siri AI may have confirmed a major iPhone 18 design change
Apple may have hidden a crucial iPhone 18 design detail in plain sight.
2XKO x Chipotle is Back!
Fresh rewards, coming right up. Get all of the details on 2XKO’s next collaboration with Chipotle.
Sabres announce details for NHL Draft Fan Fest on June 26 and 27
Fan Fest will include a red carpet arrival prior to Round 1 along with entertainment and hockey-themed activities.
SpaceX Bolsters AI Business With $60 Bil Deal. Musk Targets $1 Tril In Revenue.
SpaceX boosts AI business with $60 billion deal for Cursor. Elon Musk makes this bold revenue target. ARK details its SpaceX forecast.
Here Are Tuesday’s Best Wall Street Analyst Research Calls: Dynatrace, Emerson Electric, Exxon Mobil, Flutter Entertainment, Genuine Parts, nVent Electric, Palantir Technologies, Roku, and More
Pre-Market Stock Futures: Futures are trading modestly higher after a stunning opening to the week, as all major indices rocketed higher. The announcement of a cease-fire deal with Iran, which the leaders in that country acknowledged, called for reopening the Strait of Hormuz toll-free. While details will still be worked out over the next ... Here Are Tuesday’s Best Wall Street Analyst Research Calls: Dynatrace, Emerson Electric, Exxon Mobil, Flutter Entertainment, Genuine Parts, nVent Electric, Palantir Technologies, Roku, and More
Arizona Cardinals OL Paris Johnson, Isaac Seumalo have simple communication
Cardinals LT Paris Johnson details how he and new LG Isaac Seumalo communicate on the field.
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
Apple's WWDC 2026 schedule mirrors last year's rollout, offering fresh clues about when the iPhone 18 Pro, iPhone 18 Pro Max and rumored foldable iPhone could launch.
Thanks For Making Me 12th Highest on Substack’s List Of “Rising” Business- and Economics-Related Newsletters
A big thank you to those of you who upgraded to paid subscriptions to read my two most recent paid memos: https://richardkatz.substack.com/publish/posts/detail/201675746?referrer=%2Fpublish%2Fposts%2Fpublished and https://richardkatz.substack.com/publish/posts/detail/201774434?referrer=%2Fpublish%2Fposts%2Fpublished As a result, total paid subs rose by 5.6% over the past seven days. And that put me at 12th on Substack’s list of “rising” newsletters in business and economics. “Rising” means those with the biggest percentage increase in revenue from subs over a short period of time. Of course, as is often the case with the issues I discuss, this is a good-news/not-so-good-news story. The good news is a rush of new subs. The caveat is that it’s easier to get a big percentage increase when the base is relatively small. I have enough paid subs to be in the initial rank of Substack’s “best seller list,” but a way to go before enough of the 12,000 subs to Japan Economy Watch are paid subs. For most hybrid newsletters—a combination of free and paid posts—2-7% of the total subs are paid. 5% is my initial goal. If you gain insight from reading this blog, please join those who’ve already upgraded; help me reach 5%—and beyond. Subscribe
Contract details for Patriots draft pick Caleb Lomu
The Patriots selected the offensive tackle in the first round of this year’s NFL Draft.
Bovensiepen’s 05 GT Looks Restrained, But Packs A Punch
The German firm will start deliveries of the 05 GT in the fourth quarter of this year
Oliver Tree revealed his family won't 'get a penny' after his death, just weeks before his fatal crash
Just weeks before Oliver Tree's death at 32 in a helicopter crash, the 'When I'm Down' singer revealed details of his will, including that his family is not 'going get a penny.'
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Mitch McConnell Is Hospitalized, His Spokesman Says
No details were given about the 84-year-old former majority leader’s condition, but he has had a string of health issues in recent years.
Report: Unannounced The Witcher Multiplayer Game Slated for PC & Mobile; Gameplay Details Revealed
Exclusive details on a new unannounced Witcher multiplayer title reveal a F2P co-op action RPG set in 1230 with custom Witchers, and more.
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
Apple's WWDC 2026 schedule mirrors last year's rollout, offering fresh clues about when the iPhone 18 Pro, iPhone 18 Pro Max and rumored foldable iPhone could launch.
SBA moves to revise 8(a) rules while preserving tribal, ANC eligibility
Details By Brian Edwards Native Contracting June 13, 2026 The U.S. Small Business Administration has proposed changes to its 8(a) Business Development Program that would eliminate race-based presumptions of social disadvantage for individually owned businesses while leaving eligibility standards unchanged for tribally owned enterprises, Alaska Native corporations and other Native entity-owned participants. In both the title and summary of the proposed rule published in the Federal Register, SBA emphasized that the changes only apply to individually owned firms and “do not impact entity-owned firms,” including tribes, Alaska Native corporation, Native Hawaiian organizations and community development corporations. The proposed rule, announced June 11, would require all individual applicants seeking admission to the 8(a) program to submit evidence demonstrating social disadvantage. Membership in a racial or ethnic group alone would no longer establish eligibility, according to the SBA. For Indian Country, the agency said eligibility standards for businesses owned by federally recognized tribes, Alaska Native corporations, Native Hawaiian organizations and community development corporations would remain unchanged. The proposal comes after the Department of Defense reaffirmed that participation by tribes and Alaska Native corporations in the 8(a) program is based on their political status under federal law rather than diversity, equity and inclusion initiatives. In a May 28 letter to Alaska's Republican Sens. Lisa Murkowski and Dan Sullivan, Under Secretary of Defense for Acquisition and Sustainment Michael P. Duffey wrote that participation by federally recognized tribes and Alaska Native corporations in federal programs is “grounded in their political status as Native Americans, not DEI initiatives.” The SBA proposal follows a 2023 federal court ruling that found unconstitutional the program's rebuttable presumption that members of certain racial and ethnic groups were socially disadvantaged. SBA Administrator Kelly Loeffler said the proposed rule would establish a single standard for individually owned applicants by requiring evidence of social disadvantage. The 8(a) Business Development Program provides participating firms with business development assistance and access to federal set-aside and sole-source contracting opportunities. The program remains a major source of federal contracting revenue for tribal enterprises and Alaska Native corporations. Native-owned firms received $16.1 billion of the program's approximately $26 billion in federal contract awards during fiscal 2024, according to data previously reported by Tribal Business News. The proposal also arrives amid ongoing concerns from Native contractors about SBA administration of the program. In May, the Native American Contractors Association and 53 Native-owned businesses urged SBA to address delays in processing 8(a) applications, saying some reviews had stretched beyond regulatory deadlines and appeared to have stalled since August 2025. The proposed rule is open for public comment through July 13. The Federal Register notice does not reference tribal consultation or indicate whether SBA determined consultation was unnecessary because tribal eligibility standards are unchanged. The SBA has not announced when the proposed rule would take effect. The agency is expected to accept public comments before issuing a final rule.About The AuthorAuthor: Brian EdwardsBrian Edwards is associate publisher and associate editor of Tribal Business News and Native News Online. He is a longtime publisher, editor, business reporter and serial entrepreneur. Subscribe Today!Other Articles by this authorDefense Department reaffirms tribal, ANC eligibility in SBA 8(a) programTribal heritage projects eligible for up to $100K in federal funding through NPS programIHS launches tribal long-term care construction initiative with three projectsIḷisaġvik College acquires site for long-planned Utqiaġvik campus This article is available to paid digital subscribers. Click here to sign in or get access.
Rosie O'Donnell opens up about visiting daughter in prison: 'It was a big day for both of us'
Rosie O'Donnell shared a heartfelt post detailing a visit with her daughter Chelsea in prison: 'It was a big day for both of us.'
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
Apple's WWDC 2026 schedule mirrors last year's rollout, offering fresh clues about when the iPhone 18 Pro, iPhone 18 Pro Max and rumored foldable iPhone could launch.
Supercomputer illuminates subatomic particle that helps hold matter together
A team of researchers has leveraged a supercomputer at the U.S. Department of Energy's (DOE) Argonne National Laboratory to reveal the internal structure of a pion in unprecedented detail. The findings ...
iOS 27 makes it easier to switch between Apple Pay cards
iOS 27 redesigns the Apple Pay checkout experience with easier card switching, a new card picker, and more payment details at a glance.
'This might be the point of no return': Experts on the current measles outbreak and where we go from here
Live Science spoke with two authors of a "progress report" detailing America's ongoing measles outbreak.
Apple iPhone 18 Pro Release Date: How WWDC 2026 Clues Signal September Launch Details
The clues revealed by Apple at its Worldwide Developer Conference indicate when the next iPhones will be announced and go on sale.
Club Science: Pride
School may be out for summer, but the Science Museum of Minnesota in Saint Paul is keeping the curiosity alive with something exciting for grown-ups. Caillean Kapoor, visitor experience manager at the Science Museum, joined Minnesota Live to share details about Club Science: Pride, a vibrant 21-plus night happening Saturday, June 13 starting at 5:30 p.m. Tickets are still available and include museum admission, an Omnitheater show and a drink ticket.
New details in Jumanji actor James Handy's fatal stabbing revealed as cause of death is confirmed
'Jumanji' and 'Top Gun: Maverick' actor James Handy's cause of death has been confirmed as the medical examiner's report reveals new details about his fatal stabbing.
Dragon Quest Monsters: The Withered World details characters, story, world, and monsters
Publisher and developer Square Enix, and developer TOSE have released the new information and screenshots for Dragon Quest Monsters: The Withered World introducing the game’s characters, stor…
WhatsApp rolling out multi-account support more widely on iOS
WhatsApp is finally rolling out multi-account support on iPhone, bringing one of its most requested features to iOS. Here are the details.
Netflix's New #2 Series Is a Crime Drama with a 100% Rotten Tomatoes Score
A new British true-crime drama is climbing Netflix’s Top 10 and earning strong reactions for its intense, emotional retelling of a devastating real-life case. Get all the details here.
Mother demands police mental health reform in AZ
Attorneys outline a lawsuit against Chandler police, detailing how an officer-in-training fired four shots at a man experiencing a severe crisis.
Apple Maps to Get These 10 New Features in iOS 27
Apple Maps is getting a range of new features in iOS 27, headlined by an upgraded Flyover experience that uses AI to improve the realism and detail of its aerial imagery. Flyover is a longstanding feature of Apple Maps and lets users explore more than 350 cities in 3D with detailed landmarks, roads, parks, and buildings. Apple described the enhanced Flyover in iOS 27 as combining aerial imagery with AI models to produce sharper, more lifelike visuals of cities around the world.
Entertainment this week: Lila Lapanja meet and greet, Homewood Community Gathering and more
Friday, June 12 2026 Music at Ski Beach – 4-7 p.m., Fridays at Ski Beach in Incline Village – IVGID passes required For more information, visit https://business.ivcba.org/event-calendar/Details/2026-music-at-ski-beach-1745157?sourceTypeId=Hub. Meet & Greet with Olympian Lila Lapanja at...
Kustom Entertainment, Inc. and Gilley’s Gambling Hall Park City Conclude Press Conference Announcing New Live Event Plans
Kustom plans 20+ show dates at Gilley’s, with the first event planned for Fall 2026 Park City, Kan., June 11, 2026 (GLOBE NEWSWIRE) -- Kustom Entertainment, Inc. (Nasdaq: KUST), (Stan Ross, CEO) and Gilley’s Gambling Hall Park City, KS (Phil Ruffin, Owner) have concluded a press conference at Gilley’s, where leaders shared new details on plans to bring more live music, festivals, and large-scale entertainment events to Park City and the Wichita, Kansas area. Kustom Entertainment, Inc. (the “Comp
Jon Prosser seeks another shot to respond to Apple lawsuit
Apple and Jon Prosser’s attorney have asked the court to set aside the default entered against him last October. Here are the details.
Low-cost laptops with smartphone RAM in metal chassis: Intel reveals details of Project Firefly
The DRAM crisis is making entry-level laptops more and more expensive – or forcing manufacturers to use very old components. Intel Wildcat Lake and Project Firefly are set to change this and provide serious competition for the Apple MacBook Neo. Intel now reveals more details about Project Firefly.
New in the VA Health and Benefits Mobile App: View your benefit overpayment debt details
If you have a benefit overpayment debt related to disability compensation, pension or education benefits, it's now viewable in the VA Health and Benefits mobile app.
One in three middle-aged adults struggle with basic, ‘everyday’ health tasks
Patients had trouble reading prescription instructions, recalling details about new diagnoses
1 in 3 middle-aged adults struggle with basic 'everyday' health tasks, study finds
A new Northwestern University study has found one in three middle-aged American adults ages 35 to 64 cannot consistently read prescription instructions correctly, understand medical forms or recall details ...
Luna Ultra: Insta360 Finally Reveals Full Details of the Leica-Branded Gimbal Camera
Insta360 has finally pulled the curtain fully off the Leica-branded gimbal camera it calls the Luna Ultra.
Examining the Sports Broadcast Act: Rep. Fitzgerald on backlash against NFL's TV deals
House Judiciary Subcommittee on Administrative State, Regulatory Reform and Antitrust chairman Rep. Scott Fitzgerald (R-Wis.) joins 'Squawk Box' to discuss details of the hearing today examining a special exemption provided to the NFL from the Sports Broadcasting Act of 1961.
Dallas Goedert details offseason decision to stay with Eagles
Dallas Goedert said he had opportunities elsewhere in free agency, but nothing topped the chance to return to the Eagles for a ninth season.
Apple Says iOS 27 Adds These 12 New Features to Your iPhone
iOS 27's key new feature is a more intelligent and personal version of Siri, but the changes go well beyond that. In a press release today, Apple outlined additional enhancements coming across Apple Maps, Find My, Apple Wallet, Apple Music, and more. Apple Maps has gained an enhanced Flyover experience powered by AI, enabling you to view aerial imagery in "stunning detail" for select cities.
Apple's New AI Models Contain 'None' of Google's Gemini Assistant
Apple executives have detailed the architecture of the company's new Apple Foundation Models (AFM) and clarified exactly how Google's technology factored into their development.
Robert Charles details Maine's political climate and need for change
Robert Charles, Maine gubernatorial candidate, discusses his strong polling lead despite being outspent. He highlights Mainers' frustration with 'woke' schools, high taxes, crime and insiders, emphasizing a grassroots movement for 'massive change.'
iOS 27 will let you swipe away the Now Playing widget from the Lock Screen
In iOS 27, users will be able to clear the Now Playing widget on their lock screens, just like notifications. Here are the details.
iOS 27 Tidbits: Share a Phone Number on Two iPhones, Independent Alarm Volume, Faster AirPlay and More
At the WWDC 2026 keynote, Apple detailed iOS 27 changes like a new version of Siri with a dedicated Siri app and Apple Intelligence features across multiple apps, but there are dozens of smaller but still important changes that Apple didn't have time to go through. Apple shared an image summarizing some of the bug fixes and optimizations it made in iOS 27, iPadOS 27, and macOS 27, and there are some interesting changes.
Abdul Carter Suffers Gruesome Injury At Practice (Breaking News)
New York Giants star pass rusher Abdul Carter suffered an injury at practice today that had fans and reporters taking notice. News of the injury was first reported early this afternoon and immediately went viral. This is what we know. Also Read: Dianna Russini Investigation Sparks Outrage, Details Released (Report) Giants’ Abdul Carter Suffers Brutal […] The post Abdul Carter Suffers Gruesome Injury At Practice (Breaking News) appeared first on Gridiron Heroics.
https://9to5mac.com/2026/06/08/watchos-27-apple-watch-update-details/
Although watchOS 27 drops support for several older Apple Watch models, Apple has confirmed to 9to5Mac that one compatible model was mistakenly left out of its official list.
tvOS 27 drops support for two Apple TV models
Two Apple TV models currently supported by tvOS 26 are not compatible with the new update, tvOS 27. Here are the details.
iOS 27’s most powerful on-device AI requires iPhone 17 Pro, iPhone Air
iOS 27’s most powerful on-device AI model will be restricted to some of Apple’s newest products. Here are the details
Minecraft Day at Science City
Science City at Union Station's STEM Program Coordinator Keity Lane joins Shane and Kerrigan to share all the details on their upcoming Minecraft Day.
Apple announces macOS Golden Gate 27
During the WWDC26 keynote today, Apple announced macOS Golden Gate 27, the next major OS version for the Mac. Here are the details.
What It Takes To Be A Top Tier Entertainment Lawyer in 2026
Share I’ve recently run several popular posts breaking down data related to sought after legal jobs. General Counsel Big Law Appellate Attorney Here is another in this series. Two Lawyers, One Elite Market Entertainment law can sound like a single professional category. In practice, the lawyers who reach the top of the Hollywood market often look quite different from one another. Consider two attorneys from the 2025 top-entertainment-law universe. Lesley Freeman represents one route: the company-side entertainment lawyer. She is chief legal officer of AGBO, where she oversees company-wide business and legal affairs across film, television, video game and interactive experiences, and technological innovation, after senior legal roles at MGM, Amazon MGM Studios, HBO, and O’Melveny. Daniel Petrocelli represents another route: the outside-counsel trial lawyer. He is chair of O’Melveny’s trial practice and a vice chair of the firm, with a national litigation practice that includes entertainment, sports, and media disputes. Their careers differ by platform, role, practice area, and professional identity. One sits inside an entertainment company; the other practices from a major law firm. One is associated with corporate and governance work; the other with litigation. Yet both fall within the same publicly recognized top tier of Hollywood lawyers. That contrast points to the article’s central question. If there is no single mold for a top entertainment lawyer, are the paths simply idiosyncratic, or do they follow recurring patterns? The data suggest the latter. The attorneys recognized on The Hollywood Reporter and Variety’s 2025 top-attorney lists do not follow one career template, but their paths are not random. They cluster around several defined routes: entertainment-focused private practice, company-side or operator experience, corporate and finance conversion, litigation conversion, public-service-to-litigation pathways, and smaller specialized lanes in labor, employment, and celebrity family law. Across those routes, the recurring ingredients are platform strength, educational capital or Los Angeles market proximity, long career tenure, specialized practice identity, and entertainment-industry fluency. The article examines five dimensions of the top-attorney sample: route into entertainment law, firm or organizational platform, education pipeline, seniority, and practice specialization. Data and Methodology The dataset includes 103 attorneys drawn from The Hollywood Reporter and Variety’s 2025 lists of top entertainment or Hollywood attorneys. For each attorney, the dataset tracks current organization, law school, J.D. year where available, first-known bar admission year, practice area, prior roles, platform type, and route into entertainment law. The sample is best understood as a recognized-attorney dataset, not a census of all entertainment lawyers. It captures lawyers who reached public top-tier recognition in 2025, rather than every lawyer practicing in the entertainment sector. Multiple but Defined Routes Into Entertainment Law The first question is how these lawyers entered the entertainment-law market. Because every attorney in the dataset is entertainment-related by definition, the key distinction is not whether they practice entertainment law. It is how they got there. The largest group followed what might be called the entertainment private-practice route. These attorneys appear to have built their practices around entertainment, media, talent, music, rights, production, intellectual property, or adjacent industry work relatively early. That route accounts for 40 of the 103 attorneys in the sample, or 38.8%.
Georgia leaders press MARTA on safety ahead of World Cup
Georgia legislative leaders sent a letter on Sunday to MARTA chief executive Jonathan Hunt demanding details on how the agency is protecting riders.
Transforming the health care financial close with BlackLine automation
RSM details how BlackLine can improve financial performance across the health care landscape, while enhancing patient outcomes. Learn more.
Darnell Washington contract details revealed
Contract details for the Steelers’ tight end.
Olympic legend Simone Biles reveals health scare
We are learning more this weekend after Olympic legend Simone Biles revealed that she "almost died" in a social media post made on Saturday. Biles has only shared vague details about the experience that appears to have left her shaken. "I'm not one to normally share things like this because I value privacy in today's age. But almost dying wasn't on my bingo card this week," Biles wrote. This comes after back in November when Biles revealed she had recently undergone three plastic surgeries.
Stage Tour ‘Developer Spotlight’ trailer, latest details
RedOctane Games has released new information, screenshots, and footage for its five-fret rhythm game Stage Tour, including the closed alpha setlist, a behind the curtain hands-on for fans, Gibson p…
Valheim receives Nintendo Switch 2 release date, new trailer
Valheim now has its release date on Nintendo Switch 2. Today, it was announced that the title arrives on September 9, 2026. You may recall that Valheim was confirmed for Nintendo Switch 2 during a Nintendo Direct. When Valheim comes to Nintendo Switch 2, this will be a part of the game’s proper 1.0 launch. A slew of details can...
Beast of Reincarnation reveals voice cast, new gameplay
Publisher Fictions and developer Game Freak have revealed new details for action RPG Beast of Reincarnation, including the reveal that protagonist Emma will be portrayed by voice actor Yui Ishikawa…
Simone Biles recovering from health scare she described as ‘scariest experience’ of her life
While she didn’t divulge many details, decorated U.S. gymnast Simone Biles shared that she was resting in bed following a terrifying health scare.
Tons of new Final Fantasy 7 Revelation details
A truckload of Final Fantasy 7 Revelation details have come in following this week’s announcement. After two entries in the Final Fantasy 7 remake series, Square Enix will finally end the trilogy next year. Denfaminico Gamer caught up with Naoki Hamaguchi after the reveal at Summer Game Fest and managed to get a bunch of new information. Hamaguchi touched on...
Best Look at Foldable iPhone Design Revealed, May Only Come in White
Sonny Dickson today shared detailed images of a foldable iPhone dummy unit with what appears to be a finalized design, providing the best look yet at the device's look, with the suggestion that the device may only be available in white. Dummy units are non-functional units intended primarily for display purposes and accessory manufacturers, who need a high level of physical accuracy to mass produce cases and other accessories ahead of a device's announcement.
The Pokemon Company posts its best numbers ever in latest yearly financial results report
A new report went up this week detailing The Pokemon Company’s latest financial results, and once again, records were achieved across the board. For net sales, The Pokemon Company recorded 531 billion yen for more than a 29 percent year-on-year increase. Operating profit came in at 144 billion yen, which was a 43 percent jump. Finally, net profit came in...
Simone Biles reveals recent health scare: ‘Almost dying wasn’t on my bingo card’
Biles did not share any details of the medical episode she called "one of, if not the scariest experience of my life.”
Steelers’ Nick Herbig contract details revealed
Herbig’s deal has less fully guaranteed money that previously reported.
Simone Biles Shares Health Update in Photo, 'Almost Dying Wasn't On My Bingo Card'
Olympic gymnast Simone Biles revealed Saturday that she had a serious health scare this week, though she didn't go into detail on what occurred.
Arizona Sunshine announced for Nintendo Switch 2
Today, Vertigo Games announced that it’s working on Arizona Sunshine for Nintendo Switch 2. Launch timing will be provided at a later date. Arizona Sunshine is a third-person zombie apocalypse shooter. Online play and multiplayer splitscreen modes will both be supported. Further details can be found in the following overview: Sharpen your machete, reload your shotgun, and bring your friends....
Tiny X-ray telescope could unlock the Moon's hidden chemistry
A lightweight new X-ray telescope could finally give scientists something they’ve never had before: a complete chemical map of the Moon. Researchers used detailed mission simulations to show that a compact telescope orbiting the Moon could identify key elements across the entire lunar surface, helping reveal how the Moon formed and evolved.
Wembanyama seeks clarity after heartbreaking Spurs loss
San Antonio star Victor Wembanyama could barely remember the details of the late-game miscues that cost the Spurs in their agonizing 105-104 loss to the New York Knicks in game two of the NBA Finals on Friday.San Antonio still had a chance to win it, but Wembanyama's final jump shot bounced off the rim.
Everything you need to know about that big 'Masters of the Universe' cameo
'Masters of the Universe' star Nicholas Galitzine and director Travis Knight detail how they landed a certain member of He-Man royalty for a cameo in the new sci-fi/fantasy movie.
Super Yooka-Laylee Kart announced, first details and trailer
Playtonic just unveiled its next game, which is Super Yooka-Laylee Kart. The company says it’s planning the game for PC with other platforms to follow – we’d be shocked if Nintendo Switch 2 / Switch isn’t a part of the plan. Playtonic did tell us: “we absolutely love the Nintendo Switch and are die-hard Nintendo fans ourselves, so stay tuned...
Reds pitching coach Derek Johnson takes indefinite 'personal leave'
The Reds have provided no details as to the reason Derek Johnson has taken 'personal' leave, nor have they suggested a timeline for his return.
NASA Satellites Reveal Aquifer Decline in Brazilian Breadbasket
A collaboration of scientists from NASA and Brazilian research institutions has produced a detailed picture of groundwater change across Brazil. The images
Platner ex-girlfriend blasts New York Times story detailing alleged abuse
Lyndsey Fifield said the Times twisted her accounts and betrayed her trust in the paper.
Paul Rudd details his 'perfect run-in' with Neil Diamond while DJ'ing a party
Diamond had a priceless response to Rudd asking if he was "Wanging Chung tonight."
Camp Lejeune announces entertainment lineup for 2026 Fourth of July celebration
Marine Corps Base Camp Lejeune has announced details for its annual Fourth of July celebration, which will coincide with America's 250th birthday.The 2026 USAA
Galaxy Z Fold 8 Wide Latest: Why Samsung Is Betting Big
New Samsung Galaxy Z Fold 8 Wide details reveal key specs ahead of July 22 Unpacked release date. Here's what we know and what it means for buyers.
Platner’s latest controversy; Pratt and Hilton await California results: Join Friday’s Whole Hog
Maine Senate hopeful Graham Platner (D) is facing fresh scrutiny after a report from The New York Times detailed new allegations from women about his past behavior in relationships. He has pushed b…
Gothic's remake is out today, adding new detail and awfulness to the 2001 RPG's bustling prison world
Off you go to magic mining prison: the remake of terrific pocket world RPG Gothic is out today.
Akheem Mesidor contract details: Chargers lock up top draft pick
The Los Angeles Chargers have locked up their top draft selection.
Mike LaFleur details roles for Marvin Harrison Jr., Michael Wilson
Will the WR roles of Marvin Harrison Jr. and Michael Wilson be different in 2026? It doesn't appear so.
Report details allegations of unsettling behavior toward women by Graham Platner
Maine Democratic Senate candidate Graham Platner is facing allegations of unsettling and in least one case physically threatening behavior toward women he dated, according to a report published Thursday by The New York Times.
2026 primary election results: Here's how your neighborhood voted for Los Angeles mayor
In the race for Los Angeles mayor, incumbent Karen Bass secured a place on the November ballot.
Entertainment this week: Maker Show, Art Walk, Food and Wine Faire and more
Friday, June 5 2026 Music at Ski Beach – 4-7 p.m., Fridays at Ski Beach in Incline Village – IVGID passes required For more information, visit https://business.ivcba.org/event-calendar/Details/2026-music-at-ski-beach-1745156?sourceTypeId=Hub. First Fridays – 5:30-8 p.m., Historic Downtown. Type...
Chief: Spartanburg Co. business roof collapses as fire continues to burn
FOX Carolina's Myra Ruiz has the details.
New details revealed of Epstein assistant’s abuse allegations as GOP lawmakers call for DOJ investigation
House Oversight Chair James Comer and other Republican lawmakers are calling on the Justice Department to investigate allegations involving two men accused of sexually abusing Jeffrey Epstein’s longtime assistant, according to a letter provided first to CNN.
Goethe never knew this 40-million-year-old ant was hidden in his collection
Scientists examining amber from Goethe’s personal collection discovered three hidden fossil insects, including an extinct ant preserved in extraordinary detail. Advanced 3D imaging allowed researchers to see not only the ant’s outer features but also structures inside its body. The findings offer new clues about the species’ biology and suggest it likely built large nests in trees.
Samsung monthly updates: June 2026 security patch gets detailed
Samsung has detailed its June 2026 security patch update for Galaxy smartphones, tablets, and other Android-based devices.
Report details Apple’s plan to use Nvidia chips for the Gemini-powered Siri
A new report from The Information shares fresh details on how the new Gemini-powered Siri will work under the hood. Here are the details.
Warhammer Opens in Kraków, Atlanta, and Palm Springs announced
Grand Narrative details, and the first-ever Warhammer Open in Poland.
Martin Bashir recalls being 'gobsmacked' by Michael Jackson telling him he slept in the same bed as children
Journalist Martin Bashir appears in the new Netflix documentary 'Michael Jackson: The Verdict,' in which he details filming the controversial 2003 special 'Living With Michael Jackson.'
‘Tulsa King’ Season 5 Could Introduce Big Change: All the Details
Season 4 hasn't yet hit the streamer but already details about what might be next are in.
Texas Business Court is a powerhouse for resolving civil disputes
White & Case partner Sean Gorman published an article in Bloomberg Law detailing how the Texas Business Court is uniquely positioned to handle complex, high-value disputes.
Fixing in sport: ‘I don’t want to get us killed’ – How suspected cartel money corrupted Australian soccer
The Athletic's eight-month investigation into fixing details the way a group of Australian players were corrupted
Sophie Cunningham Details Fever’s Player Meeting Amid Stephanie White Drama
Indiana Fever guard Sophie Cunningham revealed the team recently had a player-led meeting to fix the locker room vibe.
Microsoft Build 2026: Everything Microsoft is Unveiling Today Live
We're attending Microsoft's annual Build Conference in person, covering all the Windows announcements, demos, and surprises. AI is sure to be a huge focus, and we might get some more details on the latest Surface hardware. Stay tuned for all the Build news as it happens.
Jenna Bush Hager reacts to Jill Biden addressing her parents' romantic relationship in new book
Jenna Bush Hager is sharing her thoughts on Jill Biden detailing a flirtatious moment between her parents Laura and George W. Bush in her new memoir: 'A little spice in this book!'
Orlando Health unveils details of new hospital plans for Viera
Orlando Health will build a 240-bed hospital in Viera with an emergency department opening in the fall of 2027.