SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " expo " 2,031 found 🔀 AI-powered Shuffle
President announces July Fourth festivities to include 'Trump rally'
In a separate post, the president touted the Freedom 250 Great American State Fair, a 16-day expo slated to kick off June 24 and run through July 10
Lancaster County measles outbreak garners national attention; 4 new cases in the past week
With measles cases in Lancaster County continuing to rise and the state tracking possible public exposures at the courthouse and a local department store, the outbreak here is attracting national
Equip Expo adds new Paristown block party to its 2026 entertainment lineup
Entertainment includes a Welcome Reception at Churchill Downs, a Fourth Street Live concert with The Crashers and a new Paristown Block Party.
Connect with local businesses at Amherst Area Expo
The Amherst Area Chamber of Commerce will host the Amherst Area Business Expo on June 24, featuring over 30 local exhibitors.
Your Big Moment Fades Fast With Just a Single Press Hit — Build This Engine If You Want Coverage (and Profit) That Lasts
Reputation is built through repeated exposure over time, and the companies that treat media as long-term infrastructure consistently outperform the ones treating it like a one-off campaign.
Bay Area resident with measles traveled through SFO, visited San Jose businesses, officials say
Health officials in the San Francisco Bay Area issued a warning about a potential measles exposure after an infected resident traveled through San Francisco International Airport and local businesses.
Jewish business owners reveal Cornell student's antisemitic job interview rejection
Gabe and Aiden Einhorn, co-founders of VryfID, discuss a Cornell student's antisemitic rejection of an internship. The brothers share their shock and motivation to expose rising antisemitism.
Equip Exposition Dials Up Fun With Three Nights of Epic Entertainment For Attendees
/PRNewswire/ -- Equip Exposition, the award-winning international landscape, outdoor living, and equipment exposition trade show, announced today its 2026...
Trump admin says Anthropic's 'recklessness' triggered export controls on latest AI models
Anthropic's Fable 5 AI model faced export controls after a senior administration official says the company's "recklessness" in addressing vulnerabilities damaged government trust.
Santa Clara Resident Infected With Measles Traveled Through SFO, Health Officials Say
The possible exposure comes as thousands of soccer fans descend on the county for the World Cup tournament.
Health officials warn of possible measles exposure at SFO, San Jose locations
Santa Clara County health officials are urging the public to monitor for symptoms after a resident diagnosed with measles traveled through SFO and visited two San Jose businesses while contagious.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Inside what led the White House to slap export controls on Anthropic
Tense calls between Anthropic's CEO and administration officials on Friday underscore how the White House is wrestling with advanced AI models.
Mid-Hudson Valley business calendar for the week of June 15, 2026
Young Ulster Professionals Meet up, 6 p.m. to 8 p.m. Artisan Beauty Bar, 284 Wall St., Kingston. To register visit ulsterchamber.org.
Health officials warn of possible measles exposure at SFO, San Jose locations
Santa Clara County health officials are urging the public to monitor for symptoms after a resident diagnosed with measles traveled through SFO and visited two San Jose businesses while infectious.
Santa Clara Co. resident confirmed to have measles: public health
(KRON) — The County of Santa Clara Public Health Department is warning of a public measles exposure in San Francisco International Airport (SFO) and Santa Clara County. Santa Clara Public Hea…
Health officials confirm case of measles in a Santa Clara County resident
The Public Health Department issued a warning regarding potential public exposure to measles.
"We Have The Means To Fight This Case To The End" - Gaming's Most Infamous Trademark Troll Is Back
"We intend to expose Tim Langdell for what he is"
PEJ: Leisure And Entertainment Portfolio Unlikely To Outperform IVV, A Hold
Invesco Leisure and Entertainment ETF offers exposure to a concentrated portfolio of U.S. leisure and entertainment stocks. Read more on PEJ here.
Environmental roots of neonatal health: how social and structural exposures shape early-life outcomes
Pediatric Research - Environmental roots of neonatal health: how social and structural exposures shape early-life outcomes
Ugly scenes in Belfast expose a broken politics
Letters: Readers respond to nights of rioting in the city fuelled by anti-migrant rhetoric
Unearthed DOJ emails expose turmoil over Biden-era memo urging crackdown on parents
Internal DOJ emails reveal officials allegedly called Garland's 2021 school board memo "stupid" and warned it would look like an "Anti-MAGA Task Force."
Cancer dominates PFAS conversations — science points elsewhere
Studies link PFAS exposure to cholesterol, immune function, even bone density — findings that rarely make headlines. The cancer question remains open, and the list of what science is still […]
Sorsby gambling case comes up during push for federal college sports rules
A judge’s decision to let a Texas Tech University quarterback keep playing despite breaking the NCAA’s gambling rules is exposing the cracks in college sports’ ability to regulate itself.
Sorsby gambling case comes up during push for federal college sports rules
A judge’s decision to let a Texas Tech University quarterback keep playing despite breaking the NCAA’s gambling rules is exposing the cracks in college sports’ ability to regulate itself.
Chicago gets one more shot at fixing the parking-meter mess
Chicago aldermen are weighing whether a proposed parking-meter lease transfer offers a rare chance to improve the city's infamous deal — or exposes taxpayers to new risks.
Health officials confirm first death related to plague in New Mexico
New Mexico health officials say a Santa Fe County woman died from plague, the state's first case in 2026.
Community Health in Action: Manor College at the Byrd Cancer Expo
The All Things Cancer + Wellness Expo is designed to provide free access to essential health services, educational resources and community support. Manor College Dental Hygiene students delivered an oral health initiative at the annual Byrd Cancer Foundation Wellness and Cancer Expo on April 18. The entire Dental Hygiene cohort participated to provide over 30 Read more >
New GreatXML Exploit Bypasses Windows BitLocker via Recovery Partition XML Files
GreatXML can bypass BitLocker on Windows systems where Defender Offline Scan was used, exposing encrypted drive data.
Black Business Expo comes to Hinesville for Juneteenth
More than 80 vendors expected at Black Business Expo.
Former Fitbit Executive Unveils New Necklace That Tracks UV Exposure
The Gem necklace can track your UV exposure.
Anguished Parents. Doctors In Tears. Utah's Long Measles Outbreak Takes A Toll.
By Amy Maxmen and KFF Health News HealthDay ReportersTHURSDAY, June 11, 2026 (HealthDay News) — Ben Dowse hadn’t expected to treat measles when he became a doctor, but there he was, examining a newborn exposed to the virus in the womb. The infected mother had given birth just hours earlier. The ...
Spotify's opioid podcast crackdown removes 57,000 episodes globally
After a Business Insider investigation exposed opioid-promoting podcasts on Spotify, a US senator found the company removed more than 57,000 episodes.
9 inmates sue San Francisco, alleging jail conditions led to serious health problems
According to the lawsuit, the women are experiencing unhealthy conditions compared to male inmates at the county jail. It also alleges a lack of exposure to "direct sunlight," leading to multiple health issues.
Seminole County ranks 3rd in Central Florida rabies exposures, health department says
Seminole County is ranked third in rabies exposure in Florida, with incidents going beyond people's homes, according to health officials.
Swine industry unites behind national plan to improve herd health
The director of swine health for the National Pork Board says there is a lot of disease pressure pork producers are struggling with right now. Speaking to Brownfield during the World Pork Expo in Des Moines last week, Dr. Marisa Rotolo said NPB has developed the National Swine Health Strategy, which is focused on advancing […]
US business group says some critical minerals are 'nearly unobtainable' from China
U.S. access to critical minerals from China remains difficult due to export controls and licensing delays, a U.S. business lobby said on Wednesday, with Beijing's restrictions driving three-quarters of impacted companies to search for new supplies.
What Brands Get Wrong About Sports Sponsorships—and How to Get Them Right
Companies spend billions sponsoring major sporting events, yet many still evaluate success primarily through exposure metrics such as logo visibility and immediate brand recall. New research suggests those measures increasingly misrepresent sponsorship effectiveness because consumers form long-lasting, overlapping associations among brands, events, and competitors within crowded sponsorship ecosystems. Brands generate more enduring value when they focus less on visibility and more on authentic participation, distinctive experiences, and emotional engagement that strengthen trust and meaningful long-term recall.
Young Scholars Invent introduces Houston students to digital health innovation at Rice
Seventy-eight high school students from across the greater Houston area gathered at Rice last month for the annual Young Scholars Invent program, a hands-on learning experience that challenged participants to develop affordable digital health solutions while gaining exposure to entrepreneurship, engineering and innovation.
Trump EPA move sparks fears over kids’ health
An advocate warns that rolling back a key climate finding could expose children – especially in Black and Brown communities – to more dangerous air pollution.
Chesterfield-based entertainment agency forms music education nonprofit
“(It’s) basically a proof of concept ... what we’re doing, who we want to help,” Harry said. “We’re going to lean preferably to nonprofit organizations in this space that are focused on kids. Getting them exposed to music at an early age.”
A classic brain test exposed AI's biggest weakness
Researchers gave top AI models a classic attention test used in psychology and found a major flaw. While the models could correctly name colors in short lists, their performance deteriorated sharply as the task became longer and more complex. Some leading systems fell from over 90% accuracy to nearly complete failure.
EFSA confirms health concern from dietary exposure to dioxins and dioxin-like PCBs in Europe
Dietary exposure to dioxins and dioxin-like polychlorinated biphenyls (PCBs) continues to raise a health concern for the European population, according to a new scientific opinion from EFSA.
Understanding the exposome
The world around us influences our health in countless ways. New tools and approaches are helping scientists measure our environmental exposures—both good and bad—on a large scale in the hopes of improving prevention and treatment strategies.
Steven Spielberg exposes the truth about his latest extra-terrestrial thriller 'Disclosure Day'
Steven Spielberg is still looking to the stars. The 'E.T.' filmmaker and actors Emily Blunt, Josh O'Connor, Colman Domingo, and Colin Firth declassify their mysterious thriller 'Disclosure Day.'
Fathers may influence their children’s health before they’re even conceived
New WSU study demonstrates how a father's diet, metabolism and environmental exposures can influence the health of their future children.
From Classroom to Racetrack: How Charlie Baur is Building a Motorsports Career in a Business Discipline
Charlie Baur can trace his racing story back to a Christmas morning in Michigan — the kind that starts with snow on the ground and ends with a throttle in a kid’s hands. “I remember being 3 years old and then for Christmas that year, my parents had gotten me a 120 cc snowmobile,” Baur said. Long before sprint cars, he was a Michigan kid on snowmobiles, dirt bikes, four-wheelers and jet skis — and a regular at car shows and races with his family. Photo courtesy of Charlie Baur That early exposure became a calling. At 12, he sat in a sprint car for the first time and knew he’d found the next chapter. He started in quarter midgets, moved to go-karts, and the day before he turned 16 — one day shy of the minimum age required by track insurance — he made his first sprint car start after convincing officials to let him race. Five years later, Baur is still pushing forward, now racing sprint cars on both pavement and dirt while pursuing an automotive business education at Northwood University — with a clear-eyed understanding that motorsports encompasses more than what happens under the lights on Saturday night. “It’s a business,” said Charlie, a 20-year-old who calls Fenton, Michigan, home when he’s not at a racetrack or at Northwood’s residential campus in Midland, Michigan. Photo courtesy of Charlie Baur Racing is the product — but preparation is the job To the average fan, race day begins around dinner time. For a team, race day can be a 12-hour shift — plus the work that came before it. And Baur’s racing operation is a family affair. “The team is my parents and myself,” he said, explaining they own the cars, maintain equipment and manage the business side — from sponsor relations to budgeting. On race weekends, the core group includes Baur and his parents (Eric and Stefanie), plus a couple of additional hands (Alex Photiou and Robert Flannigan) who help with the intensity and pace of trackside work. That structure has shaped how he thinks about efficiency and professionalism. “We’ve always kind of had the mentality of we’re never working on the car for maintenance at the track,” he said. “Our goal is to do as little work as possible to the car because it should be ready when that car rolls out of the trailer to go racing.” That mindset shows up in routines: bolt checks, tire procedures, safety equipment and a repeatable process designed to limit errors. “Once I fire the car up and put my helmet on, that’s when it’s go time,” he said. “You can plan as much as possible for how the race is going to play out, but until you take the green flag … you don’t know how it’s going to go.” Photo courtesy of Charlie Baur First-generation driver, student of the game In racing, “first-generation” matters — and Baur wears that label with pride. “A lot of the drivers are third or fourth generation,” he said. “My family has never been in motorsports. So for me, we’ve always looked at it as we’re new to it and we want to be as different as possible. From a marketing standpoint, it helps us stand out.” It also pushes him to seek out mentors — especially veteran drivers who have seen every scenario, solved every problem and won in multiple eras. Baur credits accomplished driver Jason Blonde, a 10-time champion, for becoming his driver coach and helping him develop as a competitor. “To me, learning from Jason helps me because he has had lots of success and knows what to do,” Baur said. “You have to humble yourself and say, ‘I don’t know what to do; can you help me out?’” That willingness to learn extends off the track, too. Baur says one of his biggest challenges is not a mechanical limitation, but credibility. “It’s my age,” he said. “Some people won’t take me seriously because I’m so young. Even though … I do know what we’re talking about and have a general idea.” His answer has been to out-prepare, out-communicate and treat the operation like a real enterprise — because it is. Photo courtesy of Charlie Baur Northwood’s role: Turning passion into a plan Baur is majoring in automotive aftermarket management and pursuing an accelerated path that pairs undergraduate study with graduate work. He’s also exploring how to align his studies with motorsports-focused coursework as Northwood advances related programs and pathways. He sees the value clearly: motorsports needs business-literate professionals who understand budgets, sponsorship, marketing, operations and long-term strategy — and who can translate between the language of the shop and the language of the boardroom. That’s why his Northwood experience isn’t limited to the classroom. He has been involved with the Northwood University International Auto Show and serves as motorsports chair — a leadership role that demands outreach, contracts, coordination and a steady professional demeanor. “There’s so much outside work that makes the auto show successful that people don’t realize,” he said. “And it is truly student led.” He’s also participated in industry experiences through Northwood at major events such as AAPEX, SEMA and PRI, along with other automotive networking events — opportunities he describes as a fast track to understanding how business really gets done. “You learn a lot in the classroom,” he said. “But if you learn it and you can’t apply it to the real world, it loses its value. Or if you learn it and can apply it, but you don’t know anyone, it is still of no value.” In his words, Northwood helps him win because it “gives me the tools to succeed” — including flexibility and faculty support as he balances travel and racing commitments with academics. Photo courtesy of Charlie Baur Racing as an ecosystem — and a talent gap waiting to be filled Baur is blunt about what he sees across the motorsports world: a deep bench of experienced professionals, and not enough young talent entering the pipeline. “I go to car shows, I go to these different events, and typically … the average age is between 45 to 55,” he said. “There’s not a lot of young people going into the motorsports world.” That reality reinforces Northwood’s communications focus: positioning motorsports not as a narrow lane, but as a wide ecosystem of business careers — sponsorship, logistics, data, media, leadership, hospitality and innovation — with real demand for prepared graduates. It also shapes how Baur talks to younger students who love racing but aren’t sure what their future looks like. “If you have a passion for motorsports, there’s gonna be a spot for you somewhere,” he said, emphasizing that driving is only one of many career paths — and that local tracks and hands-on experience are often the best first step. But if someone is interested in driving as a career path, it will take a team to make that happen. Baur’s team includes Stahl’s Motors and Music Experience, Rhino Racing, Randy Wise Buick GMC Chevrolet, Western Michigan Fleet Parts, Mother’s Polish, Schaeffer’s Oil, Hepfner Racing Products, Ameriguard Storage Centers, Justice Brothers, Race 1 Wraps, TBM Brakes, Behind Your Design, CharlieBaur.com and Northwood University. “There are so many people who invest not only in myself but in my race team and who believe in us to succeed,” he added. Pictured: Charlie Bauer’s sprint race car. Looking ahead: A headline worth chasing Ask Baur to imagine 2035, and he’ll give you two answers — one dream, one blueprint. “In a perfect world,” he said, “winning the Indy 500.” Realistically, he wants to build a life where business ownership and racing reinforce each other and where he can pay forward the help he has received by mentoring younger drivers, especially those trying to break into motorsports without a family legacy. “When I retire from full-time racing, I want to be able to provide the same opportunities that were presented to myself to the next generation of drivers,” Baur said. “I know how difficult it is to get your foot in the door.” For now, the focus is simple: keep building the operation, keep learning the business, and keep showing up prepared — because in sprint car racing, as in life, process matters. And once the helmet goes on? “It’s go time,” Baur said. Photo courtesy of Charlie Baur Learn more Students interested in motorsports careers — whether in competition, team operations, marketing, finance, sponsorship, data, or management — can explore opportunities through Northwood University’s Center for Automotive and Mobility Studies. For Charlie Baur’s latest motorsports adventures, follow Charlie_Baur and Charlie Baur Racing on social media. To learn more about Northwood’s Bachelor of Business Administration in Automotive and Mobility Studies and motorsports management concentration, visit www.northwood.edu/programs/automotive-mobility-studies/. Photo courtesy of Charlie Baur Pictured: Charlie Baur at Butler Motor Speedway on May 31, 2026. Share this page
Why health data sharing is leaving patients exposed
The rapid growth of health tech vendors and data sharing platforms is creating security gaps.
New sports betting law protects against addiction, exposure to kids in Colorado, according to lawmakers
A new law signed by Gov. Jared Polis adds restrictions to sports betting in Colorado, preventing ads that target children and young adults and limiting how often bettors can deposit money.
World Pork Expo discussions driven by swine disease and herd health
Swine disease pressure and herd health were major topics during last week’s World Pork Expo in Des Moines. CBS Bio Platforms vice president of innovation and commercialization Rob Patterson says the threats aren’t universal. “Every producer has their own challenge, their own way of doing business.” He tells Brownfield their technology and innovative approach is […]
The Delaney Hall Strike Is Exposing a Massive Thirteenth Amendment Crisis
The Delaney Hall Strike participants haven’t been convicted of anything—and are still being forced to work for nothing.
10th annual Charlottesville-Albemarle Black Business Expo set for June 20
The Expo, in its 10th year, celebrates Black-owned business and will host over 40 vendors, three panel discussions, live entertainment, and a business pitch competition.
NC lawmakers eye more child welfare changes after Charlotte girl’s death exposes chronic gaps in the system
NC legislators grilled state and county child welfare officials, along with local law enforcement, in a hearing to find out what went wrong.
Ferrari Drops Massive Two-Tenths Aero Upgrade For Barcelona Survival
Just hours after Lewis Hamilton brutally exposed Ferrari’s massive 10-month engine deficit, Maranello is aggressively firing back with the only ammunition they currently have: a massive, season-defining aerodynamic overhaul. If the Scuderia cannot match the raw horsepower of Red Bull…
China's global e-commerce push stalls as Iran war lifts costs, dampens demand
China's e-commerce export engine is faltering as surging jet fuel costs and weak demand from lower-income consumers in the West linked to the Iran war threaten profits for big online platforms like Temu , Shein and AliExpress .
LATAM CEO sees more airline capacity cuts if fuel shock persists
LATAM Airlines Chief Executive Roberto Alvo said the airline industry may need to cut capacity further if elevated fuel prices persist into 2027, warning that carriers with weaker balance sheets and greater exposure to price-sensitive traffic will face mounting pressure.
Global airlines slash 2026 profit forecast on fuel shock from Iran war
The global airline industry nearly halved its 2026 profit forecast on Sunday, citing conflict in the Middle East that has driven up fuel costs, disrupted key air corridors and exposed the fragility of a sector operating on thin margins.
As Iran threatens regional fuel shipping, Azerbaijan becomes Israel’s gas buffer
Backup supplies from SOCAR are giving Egypt and Jordan alternatives when Israeli gas exports are disrupted, while keeping Israel linked to regional customers that may avoid direct purchases.
Lawton health expo offers free screenings and services
The Healthy You Free Health Expo wrapped up at Great Plains Coliseum on Southwest Sheridan Road.
North Port Health Care Exposition
The event featured live demonstrations and interactive experiences with direct engagement with local health care providers.
NOVUS vet: viral mitigation remains top priority for nursery pig health
NOVUS veterinarian Dr. Alex Hintz says producers are looking for viral mitigation tools for nursery pigs. Speaking to Brownfield at the World Pork Expo in Des Moines Wednesday, he said producers and vets understand a viral outbreak in the nursery phase can be devastating, and a robust management program is key.
‘No known exposures’ after measles detected in Brookings county child, health department says
South Dakota health officials have flagged the state’s ninth case of measles this year, according to the state Health Department.
How Nuclear Science Enhances Seafood Safety in Namibia
Namibia's 1,500 km coastline powers a fishing industry worth over 15% of the country's foreign income. But meeting export demand means meeting strict international standards.
Trump administration escalates legal push for medical records of trans minors
Parents said in court papers they’re worried that having records disclosed could expose them to retaliation by the Trump administration.
Political Gridlock Saps Romania’s Fight Against Stagflation
When Mihai Bordeanu, the head of Renault’s Dacia car plant in Romania met with former prime minister Ilie Bolojan last month, he had bad news about the country’s flagship export: sales were dropping and the company needed to lay off workers.
'It’s not acceptable': Lejeune toxic water victims rally outside Capitol
People exposed to toxic water at North Carolina’s Camp Lejeune decades ago voiced pent-up frustration outside the U.S. Capitol Thursday.
China's solar majors charge into batteries as panel sales falter
China's major solar panel manufacturers are ramping up higher-margin battery exports to boost revenue as growth in photovoltaic (PV) sales slows, betting on rising global demand for renewable energy storage to cut reliance on fossil fuels.
Is your personal device protecting your business accounts?
Skipping basic security steps—especially on public Wi-Fi—can expose your business accounts to unauthorized access. These five steps can help you avoid an account takeover attack.
House health panel advances bills to combat elevated blood lead levels, fetal alcohol syndrome
The Michigan House Committee on Health Policy voted on Wednesday morning to advance two packages of bills to combat childhood lead exposure and fetal alcohol syndrome. Two of the three bills on lead exposure were not reported, however, and were instead referred to the House Committee on Rules. House Bill 4864, would alter Michigan’s definition […]
Health department investigates tuberculosis case at Lloyd Memorial High School
The Northern Kentucky Health Department is investigating a case of active tuberculosis linked to a student at Lloyd Memorial High School, with contact tracing underway for those who had prolonged exposure.
Powering Appalachia Expo connects business owners to valuable resources
Business owners from across the Mid-0hio Valley attended an expo aimed at connecting them to valuable resources.
An Uncertain Path for Americans Exposed to Ebola
Despite long-established procedures for bringing Americans home for monitoring and treatment, the Trump administration has not said that it will allow those at risk of Ebola back into the country.
Amateur sleuth exposes basic blunder in scores of cancer studies
Scientists at Cambridge, Oxford, Stanford and other universities appear to have accidentally used the wrong ingredient in their experiments
Inspiring future innovators: 400+ middle, high school students explore career paths at App State STEAM Expo
Over 400 middle and high school students took part in App State’s STEAM Expo this spring, exploring science, technology, engineering, arts and mathematics through hands-on learning and interactive engagement with App State faculty and students. The annual event helps students connect classroom concepts to future academic and career possibilities.
The Uncomfortable Truth MAHA Is Exposing About US Healthcare
Whether American healthcare reorganizes around prevention will be a test of the quality of its leadership.
Oregonian exposed to hantavirus returns home, goes into quarantine
An Oregonian is home and in quarantine following exposure to a deadly hantavirus outbreak on a cruise ship.
Health officials oppose US plan to treat Ebola-exposed Americans overseas
Healthcare officials in the U.S., including former Centers for Disease Control and Prevention officials, on Monday warned Congress against adopting a proposed policy to treat Americans exposed to Ebola in Kenya or countries in the European Union.
Congo Reopens Main Airport in Ebola Epicenter as Officials Brace for Long Outbreak
Congo reopened the main airport in the eastern province hardest hit by Ebola, after health officials reported tentative signs the outbreak may be slowing despite a continuing struggle to trace exposed contacts and investigate suspected cases.
Google Photos now lets you schedule exports of new photos and videos
Google Photos now lets you schedule exports that, after the first one, will only export newly added content in your library.
China team drafts sanctions list targeting US, allies on 63 key tech sectors
Scientists have listed sensitive or globally competitive tech that may benefit from export restrictions to keep them out of foreign hands.
Graham Platner Scrutiny Exposes Democrats’ Gamble in Maine Senate Race | WSJ Politics Newsletter for June 1
Plus, Jerome Powell advocates for Fed independence, and Democrats deal with discord in California
Health workers face hidden exposure to cancer-linked hazards
A study reveals high exposure to cancer risk factors among health and social care workers in Europe, underscoring the need for enhanced protective measures.
How UAE became Zimbabwe’s top customer, buying half of everything it exports
The UAE has surpassed South Africa as Zimbabwe’s top export market, accounting for half of the countrys export earnings as bilateral trade is projected to exceed $6 billion in 2026
Congo’s Ebola Footprint Widens as Officials Race to Gauge Epidemic’s True Scale
Congo’s Ebola outbreak is being detected across a widening swath of the country’s conflict-hit east as health authorities struggle to trace exposed contacts and determine the true scale of the epidemic.
Indoor Fragrances: Are Overlooked Health Risks Growing?
Daily exposure to indoor fragrances is drawing growing concern as clinicians report rising allergies, asthma, and air quality problems linked to scented products.
AMD previews EXPO Ultra Low Latency memory for Ryzen AM5 systems
AMD EXPO 1.2 adds Ultra Low Latency DDR5 memory mode AMD is preparing a new extension to its EXPO memory standard called EXPO Ultra Low Latency, or EXPO
Crow Wing SWCD to host free soil health events
The events will include soil health demonstrations led by soil health educators and field tours led by local farmers who are implementing soil health practices on their farms.
Occupational Health and Safety Practices Among Primary Healthcare Workers in Bangladesh: A Cross-Sectional Study
Background Healthcare workers (HCWs) in low- and middle-income countries are exposed to substantial occupational risks; however, evidence regarding comprehensive occupational health and safet...
Billionaire Mark Cuban Asks Why Insurance Companies Pay $2,500 for an MRI When ‘a Center Down the Street’ Only Charges $350
Mark Cuban questioned why insurers pay $2,500 for MRIs priced at $350 elsewhere. The debate exposed huge gaps in health care pricing.
Three people exposed to rabid bat in Snohomish County
In Snohomish County, six bats have tested positive over the last decade, but this week's bat is the second to test positive for rabies in Washington this year.
3 receiving preventive treatment after exposure to rabid bat in Snohomish County home
Three Snohomish County residents are receiving preventive treatment for rabies after being exposed to a bat that tested positive for the virus, county health of
Kenyan court temporarily blocks U.S. plan for Ebola quarantine facility
The U.S. had set up the facility in Kenya to take in Americans exposed to Ebola, with a plan to send patients who develop symptoms to European countries for care.
How CWS Supports Mental Health for Communities in Crisis: Healing Hidden Wounds
People around the world experiencing conflict, crisis and trauma need mental health support to prevent severe, lifelong effects. CWS’s locally led, trauma-informed mental health programs help people affected by crisis cope, recover and begin to rebuild their lives. Mental health is as essential to well-being as physical health. For people around the world who have been exposed to displacement, disaster, … Read More
Blistering report exposes how national K-12 group's DEI agenda is trickling down to local chapters
The National PTA faces scrutiny over DEI initiatives and left-wing political priorities allegedly trickling down to state and local school chapters and ultimately reaching students.
Microsoft Threatens Researcher Over Bug Reports, Triggers Cybersecurity Uproar
Microsoft says it will coordinate 'as needed with law enforcement' after a disgruntled researcher exposed Windows bugs without proper coordination.
Plan for Ebola facility in Kenya draws fierce criticism – from both the CDC and Kenyan doctors
The plan to launch this week a health facility in Kenya for Americans who may have been exposed to the Ebola virus has received widespread criticism – from both Kenyan doctors and US officials working at the Centers for Disease Control and Prevention (CDC).
Critical Gogs RCE Vulnerability Lets Any Authenticated User Execute Arbitrary Code
Gogs 9.4 CVSS flaw exploits git rebase injection on 1,141 exposed instances, enabling remote code execution.