SCROLL NEWS / DISCOVERY
Search headlines
Find the stories shaping the conversation.
Results for " engine " 1,995 found 🔀 AI-powered Shuffle
The engineer who became Anthropic's political secret weapon
Tom Brown, an Anthropic cofounder, helped mediate the White House complaints over Fable and Mythos. His background in AI is brief but noteworthy.
Pacific Engineering Inc. to become first tenant at Omaha Airport Business Park
The first business has made reservations to move into the Airport Business Park.
Pacific Engineering Inc. to become first tenant at Omaha Airport Business Park
The first business has made reservations to move into the Airport Business Park.
Meet the 2026 NJBIZ Leading Women in Business
NJBIZ names more than 60 Leading Women in Business across industries, plus three Rising Stars, honoring New Jersey professionals.
Meet a PhD student selected for a national Science, Mathematics, and Research for Transformation Scholarship | CWRU Newsroom
Jenna Jaklich is nearly three years away from completing her PhD program in materials science and engineering at Case Western Reserve University, but...
Woman says popular oil change business left her engine in the backseat
“What they pulled out of my car looks like something from a sci-fi movie.”
Accesa Hosts 5th Edition of Tech in Motion with the Theme Engineering in the Age of Uncertainty
CLUJ-NAPOCA, Romania, June 29, 2026 (GLOBE NEWSWIRE) -- Accesa hosted the 5th edition of Tech in Motion, its annual tech conference, bringing to...
Ex-Google engineer says Larry Page, Sergey Brin and Sundar Pichai share the same trait—it’s the lesson he swears by as a $7.2 billion AI CEO
$7.2 billion AI founder Arvind Jain ‘observed’ Sundar Pichai at Google for years before he became CEO—he learned you need to ‘think crazy’ to be successful
Ex-Google engineer says Larry Page, Sergey Brin and Sundar Pichai share the same trait—it’s the lesson he swears by as a $7.2 billion AI CEO
$7.2 billion AI founder Arvind Jain ‘observed’ Sundar Pichai at Google for years before he became CEO—and learned you need to ‘think crazy’ to be successful
A Guy In Sweden Built An Inline-16 Out Of Volvo Engines And It Sounds Awesome
The 8.1-liter inline-16 engine is not connected to a car, but is made from four 2.0-liter Volvo engines joined together in a line.
Teenage Engineering adds lo-fi mode, USB audio, and more to its KO II sampler
Another free update for the surprisingly capable sampler.
New hollow-core fiber test pushes internet speeds to 1.2Tb/s
Chinese researchers achieved a new milestone in fiber-optic technology, achieving ultra-fast data transmission over long distances without signal repeaters.
We almost had a smartphone in the 90s. Why did it fail?
In the early 90’s, a company called General Magic began working on a portable device that would allow people to check email, make phone calls, even play games. It was basically a smartphone. But it never caught on.On today’s show, a theory about why this device failed. General Magic had generous investors, world-class talent and creative freedom. But is it possible what they needed was constraints?Support:Planet Money+Read: Our book: Planet Money: A Guide to the Economic Forces That Shape Your Life Our weekly longform Planet Money newsletterOur weekly Indicator round-up newsletterFollow: InstagramTikTokYouTubeFacebookThis episode was hosted by Erika Beras and Emma Peaslee. It was produced by Emma Peaslee with help from Sam Yellowhorse Kesler and James Sneed. It was edited by Marianne McCune and fact-checked by Charlotte Isidore. It was engineered by Jimmy Keeley with help from Cena Loffredo. Alex Goldmark is Planet Money’s executive producer.
Manufacturing business cuts ribbon in Putnam County, set to bring 120 jobs to area
The operation is a joint venture between global engineering group Sandvik and mining company Alpha Metallurgical Resources.
Can We Engineer Being on the Same Wavelength with Others? Research Offers a Cautious “Yes”
Analysis shows science can help us become synchronized over time—and feel more connected to others in the process
Past participants are now the leaders of MIT’s dynaMIT Club
The MIT student club dynaMIT teaches STEM principles to local middle school students for free every summer. They use fun, innovative experiments to inspire the next generation of scientists and engineers.
Starlink veterans launch startup to broaden megaconstellation ownership
Former SpaceX engineers who helped build and scale Starlink have launched a startup aiming to deliver megaconstellations for governments and companies seeking more control over space-based infrastructure.
MIT in the media: Exploring how curiosity-driven science is an essential ingredient in America’s success
“Scientific American” showcases the history and future of America’s scientific engine, highlighting promising young scientists and icons at MIT and beyond.
Scientists measure hidden quantum forces that could power a new generation of pharmaceutical drugs
Researchers invent a laser technique that reveals the hidden forces shaping proteins, advancing a future of precision medicine engineered with quantum precision.
Anthropic Veterans’ Startup Seeks to Help Scientists Develop Their Own AI
Mirendil raises $200 million from Andreessen Horowitz and Kleiner Perkins to make AI that can do the job of an AI engineer.
QED Science Launches AI Infrastructure for Scientific Validation
Recognizes The 1% After Blind Evaluation of 57,455 Scientific PreprintsTEL AVIV, Israel, June 24, 2026 (GLOBE NEWSWIRE) -- QED Science, a science validity engine and modern infrastructure for researchers, funders, institutions and life science organizations today launched The 1%, the top 574 life science preprints. The company anonymously scored 57,455 bioRxiv preprints submitted between May 2025 and April 2026 for originality and validity. The ranking is powered by QED Score, QED Science’s vali
Here are Hogsett’s top campaign donors. Many do business with the city
A first-time analysis of Hogsett’s campaign fundraising shows it's largely driven by law firms, engineering companies and other powerbrokers.
Program gives Jacksonville teens hands-on training with science and public safety pros
For a group of local high school students, summer break has become an opportunity to step into the shoes of scientists, engineers, firefighters, police officers
A review argues the family dog may become science’s unlikely ally against autism
This peer-reviewed Perspective synthesizes a decade of research on a surprising candidate for autism science: the laboratory Beagle. Drawing together scattered studies, the review authors argue that dogs carrying engineered changes in the Shank3 gene reproduce core human features of autism spectrum disorder, including social withdrawal, altered sensory responses, and reduced attention to the eyes of a face. The synthesis assembles, for the first time in one place, the parallels between mutant dogs and autistic people, alongside early signals that oxytocin, a psychedelic, and a third compound may soften these traits. The authors frame the dog as a complementary, ethically governed model, not a replacement for existing ones.
Meet the Graduates: Engineering, Computing and Mathematics Majors Are Going Places
The College of Charleston School of Engineering, Computing, and Mathematics prepares students for the dynamic careers of the future.
Pre-RAMpocalypse Steam Machine Pricing was ~30% Cheaper
It's no secret that Valve's Steam Machine is launching at possibly the worst moment for both PC and console gaming hardware, given the ongoing DRAM crisis, but Valve engineer, Pierre-Loup Griffais, has recently shed light on the pre-RAM crisis pricing of the Steam Machine, revealing that it was neve...
Offworld Space Biology: Setting Up The Life Science Glovebox
Bioengineering cartilage tissues and manufacturing advanced materials kicked off the week aboard the International Space Station
New-To-Science Spider Engineers Smelly, Spring-Loaded Snares To Catapult Its Aggressive Prey
The tension in the silk of the scent-laden snare is enough to yeet ants into the spider's main web.
Watch the first-ever video of a newfound spider’s spring-loaded death trap
Scientists discovered that the Australian “ballista spider” uses a silk cone trap to catapult prey into its web, a feat of spider engineering never before observed.
X-Ray Specs for the World’s Oldest, Sealed Letters
A team of historians, scientists and engineers has developed a portable X-ray scanner to study 4,000-year-old letters encased in clay envelopes.
New framework renders AI trustworthy for cancer subtyping
The framework, reported in Nature Biomedical Engineering, is broadly adaptable as a wrapper for digital pathology AI systems.
I Built a 7-Figure Business Teaching People How to Engineer AI Prompts. My Advice Usually Boils Down to 3 Sentences.
Mark Kashef's Fiverr post paved the way for a successful agency.
Hackensack Meridian plans Hunterdon Health acquisition
Hackensack Meridian Health and Hunterdon Health signed a letter of intent to pursue a merger. The acquisition aims to expand healthcare access and innovation in New Jersey.
Computer science graduate Anthony Burrows set to begin pursuing second bachelor’s in engineering this fall
Burrows, a member of the UMSL’s men’s tennis team, first came to the university as part of a cohort of 20 students from The Bahamas.
‘Problem-solving, innovation, and meaningful impact’: Jessica Fuertes-De Arcos’ multi-disciplinary Cyclone Engineering experience
Jessica Fuertes-De Arcos walked across the stage at the Iowa State University commencement ceremony to accept her bachelor’s degree in chemical engineering in May of 2026.
Zelda Fan Ditches Ocarina of Time Unreal Engine Remake After a Decade of Work
A talented Nintendo fan has ditched their attempt to recreate The Legend of Zelda: Ocarina of Time in Unreal Engine after a decade of work, following the announcement of the game's upcoming Switch 2 remake.
Google software engineer, podcaster, quit to pursue AI startup
A former Google software engineer explains why she turned down security, left a job she loved, and pursued an AI startup with her podcast cohost.
Google software engineer, podcaster, quit to pursue AI startup
A former Google software engineer explains why she turned down security, left a job she loved, and pursued an AI startup with her podcast cohost.
Jet-engine manufacturer plots expansion in Pontiac on site of former movie studio
Williams International is seeking a 15-year extension of its Renaissance Zone tax break to support an expansion.
Air Force award supports research on electronics that can survive extremes
Betul Akkopru-Akgun, assistant research professor in Penn State's Department of Materials Science and Engineering and the Materials Research Institute, has received an Air Force Office of Scientific Research Young Investigator Program award to investigate how electricity and heat move through materials used in extreme environments.
Advice on getting a frontier AI job, from a Google DeepMind engineer
Google DeepMind distinguished engineer Vladimir Feinberg has some blunt advice for those seeking a job at a top AI lab — "work like a dog."
‘The Craft, Art and Science of Classical Guitar’ at Buttonwoods
Buttonwoods Museum is presenting a program Tuesday where individuals may learn about the artistry, science and sound of guitar through Juan Oscar Azaret, luthier, engineer, guitarist and physics professor. Led by Azaret of North Andover, the free program is said to link together the craft, art and science of classical guitar as well as demonstrate
The Legend of Zelda: Ocarina of Time PC Fan Remake Officially Stopped
CryZENx officially announced that development on the Unreal Engine 5 fan remake of The Legend of Zelda: Ocarina of Time has come to an end.
Ubisoft co-founder Claude Guillemot dies in plane crash
Guillemot was one of two people killed in the accident on 19th June in Brittany, France, after the twin-engine plane – registered to Guillemot – crashed.
5 Companies That Make Classic Car Bodies When The Automakers Won't
Some of the companies that build bodies for classic cars when the manufacturer won't include GTO Engineering, Superformance, and Real Deal Steel.
NVIDIA Blackwell-Next name spotted in Linux kernel patch
NVIDIA engineers are already preparing Linux support for hardware listed as “Blackwell-Next.” The name appears in a Linux kernel patch for the NVGrace-GPU VFIO…
“Our goal is simple”: Xbox unveils major push to simplify Unreal Engine development
How Xbox is making it simpler than ever for creators to build and ship games on PC.
Chinese sodium battery surprised scientists by matching key Tesla benchmarks
Researchers found that a Chinese sodium-ion battery performs far better than expected, with production quality and design features comparable to Tesla’s batteries. If engineers can improve cold-weather charging and energy density, sodium could become a cheaper and more abundant alternative to lithium for EVs and large-scale energy storage.
4 Common Problems With Inline-6 Engines
Inline-sixes tend to have problems tied to their size and length, higher camshaft flex and torsion, uneven air/fuel distribution, and timing chain problems.
The Engineering That Made The Honda S2000's Manual Gearbox A Cult Object
With metal-rod linkage, multi-cone synchros, and satisfying throws, shifting the Honda S2000's manual transmission feels like operating a bolt-action rifle.
Ubisoft co-founder Claude Guillemot killed in plane crash that claimed 2 lives: report
Claude Guillemot, one of the five brothers who founded Ubisoft in 1986, reportedly died in a twin-engine plane crash in La Baule, France.
Ubisoft co-founder Claude Guillemot killed in plane crash that claimed 2 lives: report
Claude Guillemot, one of the five brothers who founded Ubisoft in 1986, reportedly died in a twin-engine plane crash in La Baule, France.
Co-founder of ‘Assassin’s Creed’ video game giant dies in plane crash
Ubisoft co-founder Claude Guillemot, 69, died in the crash on France’s Atlantic coast along with another occupant of a twin-engine Cessna 421.
A Visit to the Network School in Forest City
Last week I traveled to Singapore to give an invited talk at the AI4X conference, an exciting new venue gathering computer scientists, physicists and engineers to discuss how AI will accelerate
Forget prompts: 'Loop engineering' is all the rage now
Claude Code creator Boris Cherny says he doesn't "write the prompt anymore." Here's how loop engineering is changing coding.
Healthcare Has Been the Job Engine. That’s About to Change.
Federal healthcare cutbacks, including Medicaid funds, are expected to result in hundreds of thousands of fewer jobs.
ChatGPT's New Internet Browser Can Run 90% of a One-Person Business (No Hiring Required)
You're not prompting anymore. You're delegating.
I quit my job. AI helped me land a new one within a month.
A software engineer shares how he used AI to supercharge his job search and land a role within a month of hunting.
The Frontiers of Knowledge Awards Champion Science and Culture as Engines of Progress in Uncertain Times
Carlos Torres Vila hailed the transformative, unifying power of science and culture at the ceremony for the 18th BBVA Foundation Frontiers of Knowledge Awards.
Smartphones passively monitor heart health
Nature Reviews Electrical Engineering - A study in Nature uses deep learning to passively monitor resting heart rates via front-facing smartphone cameras, yielding highly accurate cardiovascular...
AI optimizer beats Claude Code, Codex by 2.5x
Arbor separates strategy from execution using isolated git worktrees, so engineering teams can finally trace which optimization actually moved the needle.
Rockford Park District Sports Facilities Generate $14.1 Million Annually
New data highlights Rockford Park District sports facilities as powerful economic engines that attract visitors, generate tourism spending, and elevate the region's national profile.
Ryan Castagna’s Journey Began With a Scholarship
Castagna reflects on his first year in the paper science and engineering program and the impact of the Kent Hudson Scholarship on his education.
Everything you need to know from State of Unreal 2026: Unreal Engine 6, Unreal Engine 5.8, and $1bn paid to Fortnite devs
Today's State of Unreal keynote at Unreal Fest Chicago formally unveiled Unreal Engine 6 and confirmed Unreal Engine 5.…
Game Developers Neither Surprised Nor Delighted To Learn That Unreal Engine 6 Will Be Filled With AI Garbage
“All of the UE6 stuff is really exciting news if your idea of a video game is turning it into shitty Roblox-core slurry for Fortnite"
Princeton Engineering - Senior thesis combined passions for computer science and linguistics
Nora Graves has always looked at language as a fascinating puzzle to piece together. Growing up in Wayne, Pennsylvania, she developed a passion for
IT Experts: Brandy Semore, Pinnacle Business Systems
Brandy Semore serves as Vice President of Professional Services at Pinnacle Business Systems, where she leads engineering and project management teams delivering technology solutions across multiple industries.
Epic introduces major Unreal Engine 5 update that runs ‘twice as fast’ on Nintendo Switch 2
UE5’s new lighting update features improved performance on Switch 2…
Epic reveals Unreal Engine 6 is integrating AI models so developers can ‘reduce tedious work’
Epic claims UE6 is “going to change a lot about how games are made”…
How Argonne’s John Domyancich is creating pathways to science, technology, engineering and math careers
STEM Learning Pathways Manager John Domyancich inspires the next generation of scientists through hands-on learning experiences at Argonne National Laboratory.
How Launcher Dover helps build Delaware’s downstate small business ecosystem
By prioritizing collaboration over competition, local leaders are building a more cohesive ecosystem for Kent County’s growing business class.
AI token Hunger Games are coming for software engineers at work
AI token spending soared from companies pushing unlimited use. Now tech workers are competing for compute as companies rethink budgets.
Accenture to Acquire Alfahealth, Expanding Digital Health Capabilities to Accelerate Healthcare Transformation in Italy
Accenture has agreed to acquire Alfahealth, a subsidiary of Engineering Group.
MSU announces naming of Greene College of Science & Engineering, cementing eastern Kentucky family legacy
Morehead State University is honored to announce the naming of the Greene College of Science & Engineering in recognition of a significant and generous gift from Drs. Randy (Class of 1967) and Judy Greene. Approved by the MSU Board of Regents at the meeting on June 12, the college naming will take effect on July 1. A formal recognition and transition will occur later in the year. To learn more about the College of Science & Engineering and its programs, email dsci@moreheadstate.edu or call 606-783-2626. For more information on the Greene Family Scholarship Endowment, or to establish your own, contact MSU’s Office of Alumni Relations & Development at 606-783-2033 or email giving@moreheadstate.edu.
Steam Workshop abused to spread malware via Wallpaper Engine app
Threat actors are abusing Steam Workshop, Valve's community hub for downloading game-related content, to push various malware hidden in wallpaper packages.
Exploring the Current Boundaries of AI for Science at TPC26
Last week’s TPC26 event brought together many of the world’s preeminent experts in using AI for science and engineering. The conference demonstrated that we have come quite far in just […]
Jeff Bezos Just Raised $12 Billion. He’s Betting His Newest Business Will Create the Next Elon Musk or Henry Ford
Jeff Bezos is back in an operating seat for the first time since stepping down from Amazon (NASDAQ:AMZN), pointing a $12 billion war chest at what he calls the engine of civilizational wealth: invention itself. In a CNBC interview on June 11, 2026, Bezos and co-CEO Vik Bajaj outlined Prometheus, a Series B round raising ... Jeff Bezos Just Raised $12 Billion. He’s Betting His Newest Business Will Create the Next Elon Musk or Henry Ford
Three Lehigh University materials science students awarded 2026 NSF Graduate Research Fellowships
Three students from Lehigh University's Department of Materials Science and Engineering have received National Science Foundation Graduate Research Fellowships, one of the nation's most competitive honors for emerging STEM researchers. Their success highlights the impact of a course designed to strengthen scientific communication, proposal writing, and fellowship preparation.
Rice STEM-Letics camp turns sports into gateway for engineering
STEM-Letics, a summer camp hosted by Rice’s Center for STEM Engagement and Rice Athletics, introduces students in grades three through five to science, technology, engineering and math through sports and hands-on activities.
Noctua NL-LC1-36 AIO Review
The NL-LC1-36 is exactly what you'd expect from Noctua's first all-in-one liquid cooler. It offers an impressive mix of high performance, minimal noise, and exceptional engineering, making it a standout choice in a saturated market. Perfect for those who prefer to skip pump-mounted displays and ARGB lighting.
Woman says popular oil change business destroyed her engine
Channel 2 Action News Investigates has reported similar cases for years.
Your Big Moment Fades Fast With Just a Single Press Hit — Build This Engine If You Want Coverage (and Profit) That Lasts
Reputation is built through repeated exposure over time, and the companies that treat media as long-term infrastructure consistently outperform the ones treating it like a one-off campaign.
The Crossword, June 15: I Need Some Space
Aren’t you happy to see our Monday crossword? This week’s puzzle was constructed by Patrick Maher, and edited by Hoang-Kim Vu. Patrick is a software engineer and sporadic crossword constructor who lives in Manhattan. His hobbies include having two young children and doing whatever they want. He still plans on watching the Jets this year for some reason.…
Prosper Kpotufe: Pursuing computer science while building community
Prosper Kpotufe keeps going. The doctoral student is an Orr Fellow and software engineer at The MJ Companies, with experience at Johnson & Johnson, PPG, Fastenal Company, American Chemical Society and…
Business Buzz: Confession Curated Clothing
Business: Confession Curated Clothing Address: 31 Hawleyville Road Owner: Erin Porter What is your business background? “I worked on Wall Street for quite a while … I have always been ...
Business roundup: Garden center closes, cookware shop opens and Ore House timeline uncertain
In this week’s business roundup: Botanical Concepts Garden Center in northeast Durango decided to call it quits this spring, a new cookware shop is set to open on Main Avenue, and a timeline for the r...
Apple’s iPhone Ultra Now Tipped To Launch In 2027 With A Base Price Of $2,000, While The High-End Variant To Cost $2,200
Apple is apparently pushing back the debut of its iPhone Ultra amid an onslaught of engineering and supply chain-related challenges.
World Cup 2026: How Scientists Helped Engineer The Perfect Soccer Field
Ahead of the largest World Cup in history, researchers spent years testing grasses and stadium conditions to create consistent playing surfaces across climate zones.
Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?
Almost four years ago, we published that SMIC had started shipping 7 nm (N+1) chips. Now, SMIC is shipping its third-generation 7 nm (N+3) process in Huawei’s Kirin 9030, with a minimum metal pitch of 32.5 nm, about 10% tighter than the 36 nm minimum metal pitch shipping in Intel’s latest Panther Lake CPUs on 18A. The headline is true, but incomplete cherry picked metric. N+3 reaches the density of TSMC N6 through aggressive DUV multi-patterning and design-technology co-optimization (DTCO), but it pays for that in complexity, efficiency and process control. We found this and more in our reverse engineering and teardown where we cover SMIC’s N3 process technology, Huawei’s packaging, memory, architecture, and more. SemiAnalysis has been building a state-of-the-art teardown lab in Oregon capable of analyzing the world’s most advanced and important chips over the last year and half. We have already generated revenue on advanced datacenter chip teardowns including our recent reverse engineering of a major TSMC customer’s COUPE CPO optical engine + EIC 3D stack. This is the first public report from the SemiAnalysis Teardown Engineering & Evaluation Lab, or STEEL for short. The lab is aggressively scaling up and out and we’re excited to announce it publicly. This is a bit of inconvenient timing for TechInsights as they are private equity owned and currently being sold while having enjoyed virtually no credible competition for decades. This has led to TechInsights underinvesting in CAPEX. SemiAnalysis exceeds TechInsights in revenue despite no venture or private equity ownership and being founded only 6 years ago. Because we have no external investors and are founder led, we move faster, build faster, and we can release client chip teardowns for free regularly, while focusing on datacenter for our major clients. Here’s the first public image from our lab, the HiSilicon Kirin 9030 Pro SoC: This report will detail our teardown of the Kirin 9030 and our findings on SMIC’s N+3 process, the most advanced in China. For comparison, we’ll show our teardown of the MediaTek Helio G99, made on TSMC N6. Through this comparison, we can look at the effect of export controls – SMIC N+3 and TSMC N6 are comparable nodes, but one is heavily export-controlled, the other free to use the West’s most advanced equipment. Here we see both China’s progress and constraints. SMIC N+3 reaches TSMC N6-class logic density, but it requires far more aggressive DUV multi-patterning, so it does not match N6 on process maturity or cost. The Kirin 9030 Pro performs similarly to three-year-old Android flagships, and trails far behind the current flagship SoCs from Apple, Qualcomm, MediaTek, and Samsung. The efficiency gap is even wider. Export controls have not stopped Huawei and SMIC from shipping advanced silicon, but they have forced a different path. Without EUV, SMIC is leaning harder on DUV multi-patterning, DTCO, and increasingly complex integration. The roadmap continues forward through tighter design rules and backside power, but each step adds cost and process risk. Huawei’s τ scaling and LogicFolding show another path: stacking active logic and recovering density through advanced packaging and system-technology co-optimization (STCO). To understand the Kirin 9030, we must first understand Huawei’s SoC history. HiSilicon is Huawei’s chip design arm, responsible for the Kirin smartphone SoCs, Kunpeng server CPUs, Ascend AI accelerators, and switch/router networking silicon. Before export controls, Huawei was TSMC’s largest customer – the only customer on TSMC’s first EUV node, N7+, and among the first on N5, alongside Apple. That ended in late 2020. Huawei switched to Qualcomm SoCs in its flagship smartphones, though export controls limited them to 4G-only variants. In late 2023, Huawei returned to in-house silicon with the Kirin 9000s, a successor to the Kirin 9000, fabricated on SMIC N+2 instead of TSMC N5. In the following years, they released the Kirin 9010 and 9020 on the same N+2 process. These chips used Huawei’s in-house TaiShan CPU cores and Maleoon GPU. We have not torn down a Kirin 9020 ourselves, so the predecessor die shot is from Kurnal. The die shots show how Huawei spent its silicon budget: which functional blocks are where, and how their areas compare to the predecessor. First, a quick guide to the major blocks on the die. The total die area is nearly identical, but the 9030 uses that area more aggressively. A denser process lets Huawei fit an extra middle CPU core, more GPU and NPU cores, and larger caches into the same footprint. In contrast, the Helio G99 is a much smaller, low-cost SoC, built for budget smartphones rather than a flagship device. While the Kirin 9030 is ~140 mm², the G99 is only ~29 mm², roughly one-fifth the area. The underlying TSMC process technology, however, is directly comparable as a baseline for analyzing SMIC’s. The Kirin 9030 is an evolutionary refresh, not a clean-sheet design. Its CPU, GPU and NPU cores carry over the 9020’s families, and the gains come from three levers: the SMIC N+2-to-N+3 process step, DTCO and floorplan work, and incremental microarchitecture. Area is where the first two show up, and the 9030 scales well here. Performance and efficiency are the harder test. Huawei’s design holds up better than its node would suggest, but the chip still trails, both because N+3 sits behind the leading-edge nodes and because its cores, while competent, remain a few generations behind the newest designs. The new prime core is an incremental update. The main changes are a 10% frequency increase from 2.5 GHz to 2.75 GHz and a doubling in the L2 cache from 1 MiB to 2 MiB. Despite the increased cache, the core size decreased by 7.6%. Excluding the private L2 cache, the core size decreased by 21%. This is a large reduction for an incremental node. Compared with the TaiShan New V120 core in the Kirin 9020, the Kirin 9030’s middle core is almost unchanged architecturally, yet each core shrinks by ~22%. Most of that comes from the move from N+2 to N+3, with layout likely accounting for the rest. Visually, the most noticeable change is the increase from 3 middle cores to 4. There is also a 20% increase in the shared L3 cache of the big cluster. This helps to improve multi-core performance without sacrificing much in terms of area. Even with each core shrinking, the big CPU cluster’s total area is essentially unchanged. The per-core savings went back into an additional middle core and larger caches. The tiny cores shrank less than the prime core (excluding its L2 cache) and less than the middle cores. This is likely because fixed overhead is a larger share on a small core. We cannot resolve any architectural changes from the die shot alone, but the per-clock and efficiency gains shown below point to more than pure process and layout scaling. The area reduction was offset by a doubling of the shared L2 cache from 2 MiB to 4 MiB, leaving the total tiny CPU cluster area slightly larger. Area is the easiest improvement to see from a die shot, but it is only one part of PPA (power, performance, area). For modern logic, power and performance matter just as much, and often more. Since Dennard scaling broke down in the mid-2000s, voltage and frequency have not scaled in step with transistor dimensions, so each node has had to fight harder for gains in performance and efficiency. The starkest comparison is not Kirin 9020 versus Kirin 9030 Pro. Apple’s efficiency cores run circles around Huawei’s prime core. Apple’s low-power core delivers 20% higher integer performance while drawing only 1 W, compared with 4.5 W for Huawei’s prime core. N+3 matches TSMC N6, but N6 is several generations old. Apple and Qualcomm build on N4 and N3P, which are denser and sit on a better voltage-frequency curve, giving them a larger transistor budget and more performance per watt. The 9030’s own cores did improve. The middle and tiny cores gained 17% and 14% in per-clock integer performance over the 9020, with floating-point flat on the middle core and up 11% on the tiny. The tiny core improves cleanly, with performance rising while power falls and efficiency increases by 45% in integer and 24% in floating point. The middle core is mixed: integer performance rises but power rises faster, cutting integer efficiency by 7%, while lower power lifts floating-point efficiency 16%. Per-clock gains at the same or lower frequency are microarchitectural, so the cores are tuned, not just shrunk. Both also failed to hold their rated maximum frequencies, pointing to thermal, power, or stability limits. Per clock, the middle core sits around Arm Cortex-A720 and the tiny core near the Cortex-A520; absolute performance trails because Huawei clocks them much lower. The prime core is roughly Cortex-X2 class per clock, a 2021 design. Apple’s 2020 M1 Firestorm core is still 35% higher per clock and 57% faster in absolute integer performance at a similar 4.5 W. The current leading edge is further ahead again: the Apple M5 P-core is 60% higher per clock and 2.7× faster, the Arm C1 Ultra 45% higher and 2× faster. Matching older high-end cores per clock is a genuine design achievement. What Huawei cannot match is the voltage-frequency curve and transistor budget of leading-edge nodes, which let Apple, Qualcomm and others spend more transistors in the same area on wider cores, larger caches and deeper buffers while running at lower voltage. Huawei’s LogicFolding roadmap is one answer, stacking active logic to recover density and shorten signal paths. We return to it later. The GPU compute units (CUs) changed more visibly than the CPU cores, moving to a more rectangular layout for both the arithmetic logic unit (ALU) clusters and the CU overall. Even with ray-tracing support added, a CU shrank ~28%. However, that shrink is offset by the increase from 4 to 6 CUs and the area outside the CUs grew 33%. Overall, the GPU cluster is larger by ~10%. The GPU is where Huawei makes its biggest gains. The Maleoon 935 is not competitive with current flagships, but it is a large step up from the 920 and reaches older-flagship territory. In 3DMark it is 70% faster in Wild Life Extreme (WLE) and 79% faster in Steel Nomad Light (SNL) than the 920; with 11% higher clocks and 50% more CUs, the ~67% theoretical uplift roughly matches WLE and is beaten by SNL. It edges ahead of the Snapdragon 8+ Gen 1 in WLE and SNL, and the Dimensity 9200 and Apple A16 in WLE, but stays far behind newer parts: the Snapdragon 8 Elite Gen 5 and Dimensity 9500 are ~2.4–2.6× faster in WLE and ~3.2× faster in SNL. The Maleoon 935 is Huawei’s first GPU with hardware-accelerated ray tracing; there it lands slightly ahead of the Exynos 2200, and on par with the Apple A16, with current flagships up to 3.7× faster. The Neural Processing Unit (NPU) saw the largest structural changes of any block, moving from a Lite and a Tiny core in the Kirin 9020 to a Lite and two Tiny cores in the Kirin 9030. Both core types also show significant layout changes. This is a reversal in Huawei’s NPU design. The Kirin 9000 5G, its last flagship chip on TSMC N5, used two Lite and one Tiny core. The series of SoCs on SMIC N+2 moved to one Lite and one Tiny core, likely for area savings. With the Kirin 9030, Huawei has shifted back toward a larger multi-core NPU cluster, but with the additional area going to a Tiny core rather than a Lite core. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Before diving into the process stack, the package and memory are worth separating from the SoC itself. The Pro variant of the Kirin 9030 carries 12 GB of Samsung DRAM, with two stacks of four dies each. The dies were identified as the K4L2E165YD, a 12 Gb LPDDR5X-9600 device fabricated on Samsung’s 1a node, the fourth generation of its 10 nm-class DRAM after 1x, 1y and 1z. 1a has shipped in volume since 2022, so this is current memory rather than older-node inventory. The 16 GB Pro Max variants we obtained were found with both CXMT and Samsung packages. The CXMT package is marked CXDD7JEDM, with two stacks of four dies, packaged in week 45 of 2025. The inferred die dimensions from X-ray computed tomography (CT) are consistent with a known density of ~0.3 Gib/mm² for the CXMT G4 process, roughly equivalent to other manufacturers’ 1z processes. The Kirin 9030 uses a typical integrated package-on-package (iPoP) stack: multiple DRAM dies in a memory package sit above an organic redistribution layer (RDL) interposer, which sits above the SoC and package substrate. The full package is then mounted to the printed circuit board (PCB) through ball-grid array (BGA) solder bumps. The memory package substrate is a thin bismaleimide-triazine (BT) laminate carrying the LPDDR5X stack. The organic RDL interposer over the SoC routes the PoP signals around the die and carries possible dummy thermal copper pillars. The package substrate, a thicker Ajinomoto Build-up Film (ABF) build-up over a BT core, fans the flip-chip bumps out to BGA pitch and embeds the power planes. The whole stack is organic. The only silicon is the SoC and the LPDDR5X dies; there is no silicon interposer. Keeping it all-organic brings the package’s coefficient of thermal expansion (CTE) close to the PCB’s, reducing board-level warpage, and avoids the cost of a silicon interposer the SoC’s bandwidth does not need. In an iPoP stack, the memory package connects to the organic RDL interposer through an array of solder bumps. Underfill fills the gap around those bumps, adding stiffness and protecting the joints from mechanical stress. The Pro and Pro Max variants differ here, which we cover behind the paywall. The die shot and architecture tell us how Huawei allocated its silicon budget. The process tells us what SMIC can manufacture. We use the Helio G99 as the process reference for TSMC N6. Both SMIC N+3 and TSMC N6 are evolutions of previous 7 nm-class nodes. We used targeted TEM cross-sections through logic and memory regions, imaged in both fin-cut and gate-cut directions. Each cross-section caption gives its horizontal field width (HFW), the real width of the imaged area. We start at the transistor fins, then move up through standard cells, local interconnect, and SRAM. SMIC has not overtaken Intel or TSMC. It uses aggressive DUV scaling and DTCO to reach N6-class density, but that density doesn’t translate into comparable performance and efficiency, for two reasons: the node gap to leading-edge nodes, and Huawei’s core designs. Fin Profile One of the most important knobs in a FinFET process is the fin profile: the shape of an individual fin and the channel where current passes from source to drain. The ideal fin is tall, narrow, and nearly vertical. A taller fin increases effective channel width, while a narrower fin improves electrostatic control by thinning the body the gate must control. Push either too far, and the process pays for it: weaker drive current, fragile fins, taper, footing and line-edge variation that hit yield and device variability. The Intel 22 nm, 14 nm, and 10 nm fin cross-sections show how FinFET nodes have improved over time. 22 nm fins were a first-generation structure, relatively short, wide and strongly tapered. The shape limits current density and reduces gate control uniformity across the height of the fin. At 14 nm and 10 nm, Intel pushed the fins taller and narrower while also making the sidewalls more vertical. Rather than shrinking the device, these changes increase the effective channel width per fin and improve electrostatic control. The trade-off is that taller fins at tighter pitches are much more difficult to manufacture. Now, let’s compare the Helio G99 on TSMC N6 with the Kirin 9030 on SMIC N+3. Both processes are in the same class, with fin pitch of 30-32 nm on N+3 and 34 nm in our N6 cross-section. The pitch for N6 is especially interesting as N7’s HD library is generally listed with a 33 nm fin pitch, and N6 did not shrink pitches directly. Its density gains came from DTCO instead of tighter pitches. The 34 nm pitch was stable across our sampled region and serves more as a comparison against the SMIC N+3 we have not investigated further. Pinning down N+3’s fin patterning scheme takes more than one core unit. The CPU cores show a dense ~32 nm pitch, with the pitch between N-P fin pairs alternating between 78 and 88 nm. Logic alone may be consistent with dual-pitch mandrels of 120 and 110 nm, but this is a complex and unusual approach. Combining the pitch from the the 8T SRAM, which has more complex repeat unit, with the CPU core sequence allows us to reverse engineer the patterning steps with more confidence. As both the logic and SRAM should share the same base grid, a single CD mandrel lithography pattern with 128 nm pitch undergoing SAQP produces a die-wide ~32 nm grid (128 nm/4), which supports the pitch sequencing seen in both logic and SRAM cells. In the sampled cross-sections, N+3 shows a taller, narrower, higher-aspect-ratio fin than N6. The measured fin aspect ratio is ~9.5:1 on N+3 versus 7.8:1 on N6. N+3 also shows less top rounding, with an estimated radius of ~2 nm, compared with 2.8 nm on N6. Even though the fin widths differ, the ratio of top rounding to fin width tells the same story, with N+3 at 0.37 and N6 at 0.44. In a geometric sense, lower is better; a perfectly rectangular fin would have no top-rounding penalty. These are single-digit-nanometer features measured from a handful of cuts, so treat the absolute numbers as approximate. The important result is the relative gap: N+3’s fins are consistently taller, narrower and less rounded than N6’s. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. Standard Cell A standard cell is the basic building block of chip layout: a fixed-height row pairing one NMOS and one PMOS transistor that share a gate, tiled in a grid to build logic blocks. The key dimensions are contacted gate pitch (CGP), cell height (CH), fin count, and the lower-metal routing grid. To measure density, we use the Bohr metric: a weighted average of NAND2 gate area (60%) and scan flip-flop area (40%). This represents a realistic mix of combinational and sequential logic. This metric has its limitations, especially for complex cell layouts like TSMC’s FinFLEX, which alternates cells with different fin counts. Even so, it is the best metric for a pure process-level comparison. Another important measurement is the fin pitch; it refers to the distance between two fins of the same transistor. In a FinFET process, multiple fins are used in each transistor to increase the drive current and thus performance. TSMC N6 ships both a high-density (HD) library with 2 PMOS and 2 NMOS fins per cell, and a high-performance (HP) library with 3 of each. More fins under the shared gate mean more effective channel width. HP cells switch harder at the cost of area. Designers mix the two on a die, primarily spending HP cells on timing-critical paths, and matching their PPA targets. In the Cortex-A55 core of the Helio G99, we found a cell height of 240 nm for the HD cell. MediaTek has used HD cells in the G99 to minimize die size and thus cost. As an SoC for budget smartphones at ~$100, this is essential. By contrast, we found only one library in the Kirin 9030, with 2 NMOS and 2 PMOS fins. This suggests a narrower library strategy than TSMC N6, where both HD and HP libraries are widely used. This likely reflects the smaller customer base and the more constrained domestic design and electronic design automation (EDA) ecosystem. In all three CPU cores of the Kirin 9030, we found cell heights of 228 nm, 5% smaller than on N6. This is also a reduction of 9.5% over SMIC N+2’s cell height of 252 nm. SMIC N+3 and TSMC N6’s HD library both feature a CGP of 57 nm. For SMIC, this is a 9.5% shrink over N+2. In the past, CGP and cell height alone may have been enough to compare transistor density. Now, however, we must consider scaling boosters and DTCO as well. SMIC’s density gain does not come from EUV. It comes from using every available DTCO booster aggressively. First is fin depopulation: reducing the number of NMOS and PMOS fins in each cell. The first FinFET nodes started with 3 or 4 fins for each transistor. SMIC N+3 and TSMC N6 HD both use only 2 fins per transistor, trading drive strength for density. Next is contact over active gate (COAG). By landing the gate contact directly over the active gate, instead of out over the isolation region, the cell height drops. N+3 integrates COAG while N6 does not. Our N+3 gate-cut cross-sections indicate COAG, with the gate contact sitting over the active region, while N6 shows an off-gate contact. Last is single diffusion break (SDB). Diffusion breaks are inserted between cells in the same row to provide electrical isolation, but they also introduce local layout effects (LLE), layout-dependent shifts in electrical characteristics. In the past, a double diffusion break was used, consuming the space of two CGPs. SMIC N+3 and TSMC N6 instead use SDB, saving area but increasing LLE sensitivity. This must be controlled at the process level and accurately modeled in the process design kit (PDK) so that EDA tools can account for it. Overall, SMIC N+3 has a transistor density of 113.4 MTr/mm², slightly above TSMC N6 at 107.7 MTr/mm². Even without EUV, SMIC has achieved density beyond TSMC’s mature N6 node which utilizes EUV. Metal Stack The smallest critical dimension in the teardown is M0; SMIC N+3 uses a 32.5 nm local metal pitch. That is smaller than the 36 nm M0 pitch on Intel 18A in Panther Lake. However, this does not mean that SMIC has a better process than Intel 18A or TSMC N3P. M0 is a local intra-cell routing layer. Its usefulness depends on the full interconnect stack: M1 and M2 pitch, track count, via and line resistance, design rules, mask count, overlay control, and routing flexibility. The 32.5 nm M0 is consistent with self-aligned quadruple patterning (SAQP), whose four-population line-width loading we read coarsely as alternating widths of 21.5 to 24 nm; M1 and M2, at 38 and 40 nm, are consistent with self-aligned double patterning (SADP), a single A/B split. On TSMC N6, M0, M2, and M3 sit at a relaxed ~40 nm and are consistent with SADP-class double patterning, with no need for quadruple patterning. That said, we measure M2 for example at ~43 nm, likely inflated by sparse routing. We do not assign any specific layer to EUV from our cross-sections; the distinction we can draw is double versus quadruple patterning, not lithography wavelength. Transistor-level density in the front-end-of-line (FEOL) sets an upper bound, but the design is ultimately limited by what the interconnect stack can route. The lowest metals are the most important for standard-cell density, but the semi-global and global layers determine how usable that density is at the block and chip level. Two axes are commonly used for chip cross-sections: the fin-cut and the gate-cut. The micrograph above is a fin-cut and shows metals 0 through 3. This axis lets us see the even-numbered metals, with M0 right above the fins. There are two kinds of M0 lines. The first are the power rails; these are wide wires for the VDD and VSS running horizontally at the top and bottom edges of each standard cell. The wide wires measure 55 nm across, more than double the other M0 lines. Their width minimizes resistance and reduces IR drop. The second kind are intra-cell wires, short segments within the cell that connect terminals to M1. These have alternating widths between 21.5 and 24 nm. The M0 pitch is 32.5 nm, a 19% reduction versus N+2 and N6. At this pitch, DUV patterning requires more aggressive multi-patterning, increasing mask count, overlay sensitivity, process complexity and cost. M0 is below what a single DUV-defined spacer (SADP) can resolve, so SMIC cascades a second spacer step (SAQP). The cross-section reflects the cost: the M0 trenches are visibly more re-entrant (narrower at the bottom than the top) than M1 or M2 on the same chip and carry a bright barrier-rich foot where the trench meets the etch-stop layer. That shape is partly the intended damascene profile, as a slightly narrow bottom helps void-free copper fill, but its magnitude at M0 is driven by the tight pitch and the higher trench aspect ratio. Intel 18A supports an M0 pitch of 32 nm, although Panther Lake has only shipped with a looser 36 nm pitch. This is due to Intel’s heavy usage of HP libraries. Among leading-edge nodes, 18A has the loosest M0 pitches due to PowerVia. With power routing moving to the backside, congestion is reduced, and the entire front-side metal stack can be used for signal routing. M2 is the first true inter-cell routing layer. It runs horizontally like M0 but spans across multiple cells to carry block-level signals. The M2 pitch sets the cell’s track height – the number of M2 tracks that fit between the VDD and VSS rails, defining what the library calls a 6-track or 7.5-track cell. This layer is the most important, limiting the routing of entire blocks. SMIC N+3 features a 5.7-track cell. The M2 pitch is 40 nm, a 5% decrease over N+2 and the same as N6. This shrink keeps the pitch at the edge of what is possible with double patterning. Future nodes will need to increase the number of masks for M2 as reducing the number of tracks is much harder due to the limitations in routing. The micrograph above is in the perpendicular direction, the gate-cut, and shows metals 0 through 4. This allows us to see and measure the odd-numbered vertical metal layers. The M1 pitch is 38 nm, 9.5% less than N+2 and 33% less than N6. The M1-to-gate ratio matters because it sets local routing flexibility. N+2 and N+3 use a 3:2 ratio, while N6 uses a 1:1 ratio, explaining the huge differences in M1 pitch. The more M1 lines there are compared with the gates, the more flexibility there is for power and signal crossing within the cell. Routing flexibility enables more complex and better cells. Clean fractional ratios are also preferred as a grid is periodic and improves layouts. The 3:2 ratio gives SMIC more local routing flexibility than a strict 1:1 grid, but it also complicates layout and patterning. This is a DTCO choice, with SMIC increasing process complexity to recover density and routability without EUV. This 3:2 ratio is not very popular in the leading-edge nodes. TSMC has only used it on N7+, the N5 family, and the short-lived N3(B). They have switched back to a 1:1 ratio for N3E. Intel has only used it on the 10 nm/Intel 7 family, with Intel 4, 3 and 18A all using a 1:1 ratio. Samsung is the only one still using a 3:2 ratio at the leading edge, using it in the SF4 and SF3 families. It remains to be seen if SMIC will remain at a 3:2 ratio or move to a 1:1 ratio with its future nodes. The industry is still actively exploring these local-routing ratios. At VLSI 2026, imec will be presenting work on even higher ratios, including a 2:1 scheme that can reduce area by up to 14%. We will be covering the conference in a future newsletter article. Subscribe We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Interested in joining us on this ride and think you can be a difference maker? Check out our Careers page. The final local interconnect layer for N+3 is M3, with a pitch of 44 nm. The M3 pitch is the same as on N+2 and 10% larger than on N6. The semi-global layers carry the majority of block-level signal routing. They have a coarser pitch than the lower local layers. On leading-edge nodes, they are designed to sit at the limit of DUV single patterning. M4 through M11 pitches were found divided between 80–82 nm (M4–M6), 128 nm (M7–M10), and 148 nm (M11). Given limited sampling, it is possible these are divided further in dense routing areas. At the top are two giant metal layers, M12 and M13. These have kept the same pitches as N+2 at 1920 nm and 4600 nm respectively. While the lower layers’ pitches are generally fixed by the process and library, the upper layers vary much more in pitch and count, depending on the design. Even two smartphone SoCs on the same process can have wildly different metal stacks. The Helio G99 carries fewer routing layers, reaching coarse metal pitches of 850 nm by M9, while the larger and higher-performance Kirin 9030 keeps fine pitches until M11. SRAM At the leading edge, SRAM is much more difficult to scale than logic. TSMC’s latest nodes have seen little to no bitcell scaling, while logic still has more DTCO levers to pull. While looking for other logic libraries in the GPU compute units, we stumbled upon the SRAM. The most common type of SRAM has 6 transistors (6T), but this cell had 8 transistors (8T) instead. 8T SRAM adds two transistors to form a dedicated read port. Unlike a 6T cell, where reading disturbs the storage, the decoupled read port removes read-disturb, improving read stability and letting the cell be pushed harder for performance. At first glance, the cut looked like an unusual logic library, with each cell row having 3 fins of one polarity and 5 fins of another. The rows also alternated in orientation. Energy-dispersive X-ray spectroscopy (EDS) resolved our confusion. The cut had not landed on the GPU logic, but on the SRAM macro beside it. The unusual fin pattern was due to the SRAM library. We return to EDS in the process flow analysis behind the paywall. SRAM libraries are not like traditional logic libraries. Due to the unequal number of PMOS and NMOS transistors, they require specialized rules and layout libraries. They do not need the flexibility of logic libraries, so they are hyper-optimized for one purpose: dense, reliable memory. The SRAM cell we found is a 1:2:2-2:2 cell. This means there is 1 fin per pull-up (PU) PMOS transistor, and 2 fins per pull-down (PD) and pass-gate (PG) NMOS transistor. These 2 PU, 2 PD and 2 PG transistors would usually form a single 6T high-current cell (HCC). An 8T HCC adds a read-pull-down (RPD) and a read-pass-gate (RPG) NMOS transistor, each with two fins. We measured a cell height of 406 nm, which brings the bitcell size to 0.0463 µm². That is a theoretical peak density of 21.6 Mib/mm². We estimate that a 6T HCC would have a cell height of 292 nm and a size of 0.0337 µm². This is ~12% larger than a 6T HCC on Intel 3 and 4. We also estimate the 6T high-density cell (HDC) to have a cell height of 228 nm and a size of 0.0260 µm². This is coincidentally the same as the logic standard-cell height measured earlier. The estimate puts the cell near Samsung 7LPP/5LPP and slightly below TSMC N7/N6. That is a theoretical peak density of 38.5 Mib/mm². 6T HDC is arguably the most important cell as it is used for the largest caches in a chip, the L3 caches and system-level cache (SLC). Both the Kirin 9020 and 9030 have split the SLC into 4 banks to raise total SLC bandwidth. In the Kirin 9030, the SLC increased from 2 MiB to 3 MiB per bank. Correspondingly, the number of arrays within the bank also increased by 50%, from 16 to 24. Each array can store 128 KiB and forms an orderly pattern on the die shot. From the Kirin 9020 to the Kirin 9030, the area of a 128 KiB SLC array decreased from 0.0477 mm² to 0.0392 mm², an 18% shrink. The achieved density is 25.5 Mib/mm², 66% of the theoretical maximum. While the SLC was quite similar across both chips, the L3 has seen some major changes, particularly in terms of its layout. The total capacity also went up from 10 MiB to 12 MiB. Much like the SLC, the L3 is also split into 4 banks. In the Kirin 9020, an L3 bank consisted of 16× 128 KiB arrays and 16× 32 KiB arrays. However, an L3 bank in the Kirin 9030 instead consists of 48× 64 KiB arrays. In the Kirin 9020 L3, a 128 KiB array was 0.0513 mm² and a 32 KiB array was 0.0154 mm². The size of the 128 KiB array is different on the L3 and SLC as the assist circuitry for the two arrays differs depending on their purpose. In the Kirin 9030 L3, a 64 KiB array is 0.0210 mm². Although not a like-for-like comparison, normalized for capacity, it is 18% smaller than the 9020’s 128 KiB L3 array and 31% smaller than its 32 KiB L3 array. The achieved density is slightly lower than the SLC, at 23.8 Mib/mm², 62% of the theoretical maximum. Unlike the L3 and SLC, the prime cores’ private L2 cache uses a 2-bank design. As the prime cores’ L2 is latency-critical, it likely uses 6T HCC instead of 6T HDC. The 9020 has 16 arrays in each bank while the 9030 has 32. Each array has a capacity of 32 KiB. A 32 KiB array in the L2 shrank from 0.0171 mm² to 0.0142 mm², ~17% smaller. The density is 17.6 Mib/mm², ~59% of the theoretical maximum for 6T HCC. SRAM scaled well from N+2 to N+3, shrinking by ~19%, close to the theoretical logic shrink. The caveat is that N+2’s bitcells were unusually large, bigger than comparable 7 nm-class nodes, so part of the gain is catch-up rather than true scaling. With the insights from STEEL’s teardowns, we will be doing a deep dive into SRAM in a future newsletter article. Subscribe Everything above came out of a single STEEL teardown: die annotation, block-level area analysis and TEM cross-sections through logic and SRAM. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline or to commission a custom teardown, contact sales@semianalysis.com. Future Roadmap The same cross-sections that pin down N+3 also show where SMIC can go next. Although N+3 is already close to the practical limits of DUV multi-patterning in several layers, SMIC still has a few scaling levers left. A theoretical N+4 would likely start with cell height. N+3 uses 5 M0 tracks between its power rails. Moving to 4 M0 tracks, as on SMIC N+2 and TSMC N6, could reduce cell height by roughly 15%. The routing grid is only one side of the shrink; the front end also must fit into the smaller cell. One possible FEOL lever is reducing the p-to-n isolation spacing from two diffusion grid units to one. Intel used this scaling booster on Intel 4, and TSMC did so on its N3 family. This path trades layout flexibility for density. Fewer M0 tracks reduce local routing resources, while tighter p-to-n spacing raises integration and design-rule difficulty. M2 is also constrained by the cell height shrink. For SMIC to maintain a ~5.7-track cell, M2 would need to move toward ~35 nm. That would move another layer into SAQP territory. SMIC could also reduce the CGP from 57 nm to 54 nm. Intel reached a similar CGP on Intel 10 nm/Intel 7 without EUV. The local interconnect is also tougher. If SMIC keeps the 3:2 M1-to-gate ratio, M1 would need to shrink to 36 nm and would likely require SAQP as well. If SMIC moves to a 1:1 ratio, M1 could relax to 54 nm, but it would give up routing flexibility. Under this theoretical path, we estimate that SMIC N+4 could reach a cell height of 198 nm and a CGP of 54 nm, implying a Bohr density of 137.8 MTr/mm², on par with TSMC N5 or Samsung SF4. However, the difficulty is cumulative. Each step is individually plausible, but together they make N+4 harder than the transition from N+2 to N+3. It will likely take longer, cost more, and carry less process margin. A theoretical N+5 would require a larger integration shift. One possible path is backside contacts (BSCon), moving power routing and source/drain contacts to the backside, which would reduce front-side routing pressure and enable another reduction in cell height. The front-side metal pitches could relax to reduce the process complexity. M0 would likely relax slightly to ~34 nm, and M2 and M4 pitches could relax further. CGP is unlikely to shrink much further. Even with EUV, 48 nm has been the practical limit for yield and process control. This approach would allow N+5’s cell height to fall to 170 nm and its CGP to 53 nm. This implies a Bohr density of 163.6 MTr/mm², on par with Intel 18A’s HP library. However, this would not make N+5 cost-competitive with the leading edge. It would reach a similar density through a much more expensive route. The integration difficulty rises sharply, with new process flows for backside alignment, wafer thinning, contact reveal, and backside metallization. Past this point, standard density and interconnect scaling become increasingly unattractive. That is where Huawei’s roadmap stops looking like a normal foundry roadmap and starts looking like a packaging roadmap. At ISCAS 2026, Huawei unveiled its tau (τ) scaling law, reframing process scaling in the time domain. τ is the time cost of data movement and processing: switching delays in transistors, RC signal propagation delays in circuits, compute, memory, and networking latency. Outside Huawei’s terminology, this is called system-technology co-optimization. This is Huawei’s answer to its lack of EUV lithography. Without EUV, planar density cannot keep pace with TSMC, Intel, or Samsung. If transistor density cannot shrink further, Huawei’s alternative is to shorten wires, reduce buffering, and stack logic vertically. “LogicFolding”, Huawei’s implementation of this new scaling idea, is, in practice, an aggressive 3D stacking approach. AMD V-Cache places SRAM above or below a CPU die. AMD’s MI350X places active interposer dies (AIDs) underneath accelerator and compute dies (XCDs), with the AIDs handling cache, IO interfaces, the network-on-chip (NoC) and embedded metal-insulator-metal (MIM) capacitors. With LogicFolding, parts of the same logic block are split across multiple active dies bonded face-to-face at ultra-fine pitch. This allows Huawei to shorten some critical paths and reduce buffer overhead, not merely add cache capacity or offload the IO and interconnect. Shortening wires is where the higher clocks come from. A large share of a modern core’s delay and energy budget goes into driving long interconnects and the repeater buffers along them. LogicFolding distributes a block’s critical-path gates across multiple stacked tiers bonded at a very fine pitch, so the bond interface behaves like an additional metal layer and the longest paths get shorter. That is how Huawei expects to recover frequency and efficiency it cannot get from the process alone. Huawei’s roadmap shows its intent. Prime core frequency is targeted to rise from 2.75 GHz in the Kirin 9030 to roughly 5 GHz by 2031, far beyond what planar scaling alone could deliver. Prime cores with 3.1 and 3.39 GHz clocks are being tested in its labs, although their power consumption is unknown. Beyond that, chips are in the design, simulation or pathfinding phase, meaning the frequencies are targets. However, the direction matters more: LogicFolding also helps with performance, not just density. The catch is that Huawei’s density claim is not directly comparable to foundry densities. A stacked design can report more transistors per package footprint by adding active layers, even if each patterned die remains well behind TSMC or Intel in front-end density. This is how Huawei can claim to reach foundry 14A-equivalent density by 2031. This is not a like-for-like foundry comparison, with Huawei using stacked logic and measuring density per package footprint. On a normalized Bohr-density basis, SMIC N+3 is ~114 MTr/mm², 38% less than Intel 18A’s HD library. Huawei’s 3D roadmap closes the gap by stacking active logic, reaching 215 MTr/mm² by 2030. In 2031, the roadmap density jumps to 295 MTr/mm², implying either a third active layer, partial EUV insertion or aggressive planar DUV scaling. Huawei’s methodology makes other foundries look much denser as well. Applying it to AMD’s MI450X with an N2 top die on an N3P base die yields a theoretical density of 460.2 MTr/mm² in 2026, compared with Huawei’s 295 MTr/mm² in 2031. This Kirin 9030 does not use LogicFolding, remaining in a conventional mobile SoC package. Instead, it forms the baseline for how far Huawei and SMIC can push planar scaling. Future teardowns of Kirin and Ascend chips will show both planar logic density and Huawei’s hybrid bonding solutions. Export controls changed China’s optimization problem rather than ending it. EUV restrictions raised the cost and complexity of leading-edge manufacturing without freezing it. SMIC reaches N6-class logic density through DUV immersion, SAQP and DTCO, while Huawei shifts more of the burden onto architecture, packaging and system-level integration. Future nodes will be tougher. N+3 still had room to tighten local metals and reduce cell height and CGP. Further scaling without EUV leaves fewer levers. More aggressive multi-patterning adds masks and overlay error. SMIC can keep pushing DUV, but each step will get more expensive and less forgiving. The design side is just as critical. Huawei had domestic EDA tools and flows before the Kirin 9030, with the Kirin 9000s, 9010 and 9020 making that clear. Huawei was able to ship multiple consumer SoCs on SMIC N+2 and N+3 while cut off from the Western EDA stack. US export controls restricted EDA tools for advanced chips in 2022 but did not target tools for more mature chips. In 2025, the US government briefly placed much broader restrictions on EDA software from Synopsys, Cadence, and others, before lifting them less than two months later as part of a trade deal tied to rare earths. Huawei has been unable to access those tools because it remains on a US trade blacklist. That forced Huawei, SMIC and Chinese academic institutions to build their own tools and flows. Researchers at Peking University recently announced a prototype EDA tool for Huawei’s LogicFolding architecture, which requires a new flow to handle the multilayer layout and floorplan. This is not the same as replacing the full Synopsys or Cadence stack, but it shows where domestic EDA is headed: toward tighter co-optimization between architecture, process and packaging. These advances are also diffusing into the Chinese ecosystem. SMIC is licensing its N+2 and N+3 processes to HLMC/Hua Hong at the government’s direction rather than by choice. If the same process learning feeds into Ascend accelerators for AI training and inference, the choke point shifts from one named fab to an ecosystem. Alibaba’s T-Head silicon arm and Cambricon, a Chinese AI chip designer that is expected to supply ByteDance, could also be major beneficiaries. Sanctions aimed at SMIC alone become less effective once the manufacturing knowledge has spread to other fabs and design houses. China is not closing the gap with Intel, Samsung and TSMC. The teardown shows the opposite in several places: no EUV, no backside power, higher process complexity, and visible trade-offs. But China is still advancing. If domestic chips become good enough for phones, inference, networking and security-sensitive workloads, they can matter strategically without matching TSMC at the leading edge. Behind the paywall, we show what else STEEL can do, with material and process flow analysis of SMIC N+3, and analysis of the Kirin 9030 package. We’re diving deep into the most advanced datacenter and AI hardware hitting the market. To learn more about what’s in the pipeline, access the full Kirin 9030 and SMIC N+3 analysis or to commission a custom teardown, contact sales@semianalysis.com.
Rayman Legends Retold interview: developer on origins, engine, new content, Kung Foot's big return, and more
If you somehow missed the news, Rayman is back – at least with a remake. Ubisoft has returned with a brand new take on the series’ most recent mainline release, Rayman Legends. It’s actually been thirteen years since we originally saw Rayman Legends. Ubisoft has now returned to this one with a full graphical overhaul that’s now in 3D /...
Fallout 3 Unreal Engine 5 Remake Footage Appears Online
Fallout 3 may well be getting an official remake at some point, but in the meantime, fans have taken matters into their own hands.
'Let the candidates mix it up.': Ron DeSantis keeps pressure on Evan Power for GOP gubernatorial debate
'These ridiculous criteria are being used to renege on that promise and to engineer a preferred outcome.'
Millipedes beat vertebrates to land by 80 million years
Millipedes may have been crawling across Earth's landscapes nearly 460 million years ago, long before vertebrates ventured onto land. A new study finally completes their evolutionary family tree, revealing surprising clues about these ancient ecosystem engineers and their early chemical defenses.
Trump admin’s policies negatively impacting U.S. science research
OPINION — The American academic research engine has long been the envy of the world. Generally well-funded, labs in the United States have been able to attract the best minds who generate breakthroughs and train the next generation workforce that powers the U.S. economy. But since the start of the second Trump administration in January 2025, new federal policies have destabilized the American scientific enterprise.
Exploring the Current Boundaries of AI for Science at TPC26
Last week’s TPC26 event brought together many of the world’s preeminent experts in using AI for science and engineering. The conference demonstrated that we have come quite far in just a few years. But it also showed us limits to the use of the technology as it currently exists, as well as possible ways the […]
It’s my tree. Why can’t I cut it down?
Can the government stop you from cutting down your own tree? In many towns and cities these days, removing a tree now requires a permit. You might have to pay a fee, or promise to plant replacement trees. But sometimes, the city won't let you cut down the tree at all, even a tree in your own backyard.That's because trees are important for air quality, for flood control, and for public health. They help keep neighborhoods cool on hot days. But some think that tree protection laws have gone too far — that they might even be unconstitutional.On today's episode, it's the latest showdown between property rights and local zoning laws. Typically, towns and cities enjoy a lot of power when it comes to zoning and permits. They can ban certain types of buildings. They can make you paint your house a certain color. But can they make it illegal to cut down a tree? And what does it mean to "own" a piece of property anyway?Support:Planet Money+Read: Our book: Planet Money: A Guide to the Economic Forces That Shape Your Life Our weekly longform Planet Money newsletterOur weekly Indicator round-up newsletterFollow: InstagramTikTokYouTubeFacebookThis episode of Planet Money was hosted by Jeff Guo and Amanda Aronczyk. It was produced by James Sneed and Emma Peaslee, edited by Jess Jiang, and fact-checked by Vito Emanuel. It was engineered by Robert Rodriguez and Cena Loffredo. Alex Goldmark is our executive producer.
RPG Maker forum users are racing to archive almost 15 years of valuable resources, as game engine maker announces impending move
With a transition to a new forum planned, years of posts, private messages, and accounts will all be wiped this December.
Is Vibe Coding Already Dead? Even Karpathy Is Moving On
Andrej Karpathy declared vibe coding passe in February and joined Anthropic in May. Here is what agentic engineering changes for founders this quarter.
Apple Says Siri AI Won't Suck Up To You
In an interview, Apple’s SVP of engineering explains how the new Siri wasn’t designed to be sycophantic.